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Abstract
The research described by this thesis was undertaken at a very timely moment in the 
development of global navigation satellite systems (GNSS). During the course of this 
work the signal structure of an entirely new generation of GNSS signals was been 
defined. The first satellites producing a new range of different coding and modulation 
schemes have been launched, initiating the modernisation of the American GPS and 
the introduction of the European Galileo system.
An important aspect of the new signal structure for both GPS modernisation and 
Galileo is an entirely new kind of modulation called BOC (Binary Offset Carrier). 
Despite certain advantages this modulation comes with the notorious characteristic of 
a multi-peaked correlation function. In our view all known receivers, or receiver 
principles, have problems with this: either because the receiver is not fail safe and is 
potentially unreliable (the so-called bump-jumping receiver); or the multi-peaks are 
eliminated at the very substantial cost in much degraded accuracy. During my 
research under Dr Hodgart what seems to be an entirely new and original method has 
been developed which entirely solves the problem of tracking BOC. The problem of 
multi-peaks goes away and there is no loss of potential accuracy. This thesis 
describes in detail this invention and the first experimental results.
This research was carried out at the University of SuiTey under the joint supervision 
of Surrey Space Centre and Suney Satellite Technology Ltd. Shortly before this work 
began SSTL achieved a contract to design and build the first ever test satellite (Giove- 
A) of the Galileo signals and technology. This research contributed to the design and 
manufacture of a Galileo signal generator which was flown on-board the satellite 
(launched December 2005). Expanding upon SSTL’s existing designs this work 
enabled the design and creation appropriate receivers to monitor the transmissions 
both in ground based emulations and real live tests after launch. These designs are 
intended to be the core of future SSTL space receivers. This thesis describes in detail 
the creation of both transmitter and receiver architectures for the testing and 
evaluation of GNSS signals.
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ÛX) Centre frequency of IF signal
Td c o  Code DCO phase (ms)
^Dco Carrier DCO phase
A f  Frequency error
Æj, Natural loop frequency
C7/V Standard deviation of the synthesised noise
fin Two sided receiver front-end bandwidth
Xsc Sub-carrier wavelength
A  Signal Amplitude
a(t) PRN code sequence
b Normalised receiver front-end bandwidth
b{t) BOC modulated waveform
Bd Data bandwidth (two-sided)
Bl Loop bandwidth
Bs Signal bandwidth (two-sided)
c Speed of light
C Carrier power
c{t) Composite modulation of BOC sub-canier and/or PRN code sequence
CdLi Code lock indicator
Cru Carrier lock indicator
d{t) Navigational data message
PLL estimated carrier phase error 
Bo) FLL estimated earrier frequency error
Br DLL estimated PRN code delay error
g ft SLL estimated PRN code delay error
Integrated carrier phase error 
/g, Integrated carrier frequency error
f c  PRN code chipping rate
foAc Sampling frequency of DAC
//V Update frequency of noise samples
f s  BOC sub-canier frequency
f s  Sampling frequency
G LFSR polynomial
Gf Correlation gain with PRN code delay error
Of Correlation gain with frequency error
i{t) Interfering signals
ICP Integrated carrier phase
ISCP Integrated sub-carrier phase
k Loop gain
K  Total number of early late gates
k^ Canier to code Doppler scaling factor for a coherent receiver
k(o Canier to code Doppler scaling factor for a incoherent receiver
k(jf* Carrier to sub-canier Doppler scaling factor for a coherent receiver
koF» Carrier to sub-carrier Doppler scaling factor for a incoherent receiver
K fd Frequeney diseriminator gain
KpD Phase discriminator gain
K Cd Code discriminator gain
Kdco DCO gain
Km Ratio between the DAC sampling rate and noise update rate
Ksc Ratio between the DAC sampling rate and PRN code rate
L d Length of data bit (ms)
m Modulation index
n LFSR length
N  Number of chips in PRN code sequence
n{t) Additive noise
No Noise density
NF  Theoretical receiver noise floor value
Nhc Number of half chip per code epoch
P Signal power
p  Integer count of early late gates
R Autocorrelation function
5(co) Signal power spectral density
s(t) Square sub-carrier waveform
S{t) PSK signal representation
ScLi Sub-carrier lock indicator
sqc(t) Square cosine waveform
T  Integration time
Tr Transmit time from DLL
Tfh Transmit time from SLL
t(jn) Cross correlation values
Tc PRN code chip period
Td Early to late discriminator spacing
Tdc Code loop discriminator spacing
Tr Receiver estimated time
trc{t) Triangular cosine function
Trs Trapezoidal sine function
trs{t) Triangular sine function
Ts Sub-chip period
Tt Transmission time
ii{t) Received signal representation
v{t) Received signal multiplied by receiver generated replicas
w Correlation result
w(r) Noise sample
ws Search correlation
X(s) Input to filter (5 domain)
x{t) Input to filter (time domain)
Xcc  Carrier cycle counter
X d Data bit counter value
X e Epoch counter value
Xfic Half chip counter value
Xsc Sub-carrier cycle counter
T(5) Output of filter (5 domain)
y(t) Output of filter (time domain)
Z[k] Random number at sample k
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1 Introduction
This chapter introduces the various partnerships that have invested in and contributed 
to this research project. A brief history of the contributing parties is given to provide 
a context for the project. Following this, a short description of the content in the 
subsequent chapters of this report is given.
1.1 The CASE PhD studentship
The CASE PhD studentship was created by the Electrical and Physical Sciences 
Research Council (EPSRC) to promote collaboration between industry and academia 
thiough research with common goals. EPSRC set up a number of groups, each 
devoted to a specific area of electrical and physical sciences and called these Faraday 
partnerships. Each partnership is given funding to develop the interaction between 
industry and academia through research in its specific aiea. The Pinpoint Faraday 
partnership is devoted to research into the applications of Global Navigation Satellite 
Systems (GNSS) and enabled the core funding for this research.
The goals of the CASE research are expected to satisfy both industrial and academic 
paitners. For this reason the CASE projects tend to contain more practical work than 
the traditional theoretical PhD.
The industrial partner of this CASE studentship was Surrey Satellite Technology 
Limited (SSTL). SSTL was formed as a spin-off company from the University of 
Surrey in 1985. Since then, SSTL has been involved in 26 satellite missions and 
become a world-leader in supplying small satellites platforms. SSTL manufactures its 
own range of GNSS receivers, which are operated on-board its own satellites and 
supplied externally as sub-systems. The academic partner was Surrey Space Centre 
(SSC), who specialise in all areas of space research including GNSS at the University 
of Surrey. Common office locations and the close working relationship between 
SSTL and SSC provide the ideal environment for the CASE student.
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1.2 The future of GNSS
The generic term GNSS is currently used to encompass two operational systems : the 
US Global Positioning System (GPS) and the Russian (GLONASS). Although 
originally conceived for military use, in recent years civilian use of GNSS has 
increased rapidly. Recent market research [Research and Markets 2006] has projected 
the worldwide market value of GPS as reaching $22 billion by 2008. A huge ever- 
expanding range of applications for GNSS receivers has resulted in their adoption into 
many aspects of daily modern life. In turn, the number of GNSS applications for 
space-borne users has also increased. GPS is predominantly used for most 
applications mainly due to smaller numbers of operational GLONASS satellites. The 
US has already started its campaign of GPS modernisation, with two block IIR-M 
satellites currently operational and potentially five more to be launched in 2007.
GPS modernisation aims to improve upon the existing system by broadcasting 
additional military and civil signals. This is intended to satisfy the increasing civil 
demand for high-precision dual frequency systems. However, competition for the 
already large GNSS market is set to increase with the introduction of the European 
GNSS, Galileo.
This new generation of GNSS will provide more satellites transmitting a range of 
high-bandwidth, high precision signals with precise ephemeris and integrity 
monitoring. The new signals can potentially provide a number of performance 
advantages over the existing systems. However, the new complex signal 
specifications require new receiver architectures and new techniques to achieve signal 
acquisition and tracking.
This reseai'ch project was formed to study the impact and implications of new 
generation GNSS on receiver design with emphasis on space applications. The 
expected outcomes of this project were as follows.
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> To further develop SSTL’s space GNSS receiver designs -  Providing a 
platform capable of receiving the new generation of GNSS signals in order to 
derive benefit for space applications.
> To analyse the impact of the new GNSS on receiver design -  Providing a 
comprehensive comparative study of the receiver techniques required for 
receiving future GNSS signals, while developing novel, beneficial approaches 
where possible.
This thesis describes the work carried out to achieve these goals, with particular 
emphasis given to a novel technique for tracking Binary Offset Carrier (BOC) 
modulated signals.
The work described in this thesis was carried out at a very timely moment in the 
development of global navigation satellite systems. The world as a whole, with its 
billions of potential customers, is now perceived as a customer of such systems, not 
just the military and specialist users. During the period of my work (starting from 
September 2003) there have been important international agreements and 
developments, which have confirmed or at least recommended the structure of 
entirely new signals. A new range of different coding and modulation schemes has 
been conceived to serve an expanding multi-faceted market. The Americans are 
implementing significant changes and hopefully improvement in the development of 
the next generation of GPS. There may well be implemented soon the independent 
European Galileo system, which will also adopt new codes and modulations, as well 
as the latest technology in atomic clocks. As a student of Surrey University I was 
well placed to make a contribution to these challenging developments at both 
theoretical and practical level under the joint auspices of Surrey Space Centre and 
Surrey Satellite Technology Ltd. Shortly before this research began SSTL achieved a 
contract to design and build the first ever test satellite Giove-A of the Galileo signals 
and technology. The satellite was launched on the 28'’' of December 2005. The 
opportunity existed then to design and build a test transmitter (see [Blunt 2005]) for 
installation on the satellite before launch; and also to design and build appropriate 
receivers to monitor the transmissions both in ground based simulations or emulations 
and real live tests after launch. I am grateful to the technical and financial support
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from the GNSS team of the company headed by one of my supervisors Dr Martin 
Unwin, which made this possible.
Before describing in detail the point, purpose and potential novelty of these practical 
developments, the beginning chapters of this thesis lead up to a description of a 
theoretical novelty, initiated jointly by myself and my other supervisor Dr Stephen 
Hodgart of Surrey Space Centre. An important feature of the new signals for both 
GPS modernisation and Galileo is an entirely new kind of modulation called BOC 
(Binary Offset Cairier). A family of modulations based on BOC are characterised by 
a sub-carrier modulation imposed on the code-modulation. The effect is well known 
to create a split spectrum (see Figure 3-9). It is perhaps surprising that a family of 
signals using this modulation and their precise specification was agreed 
internationally (see Table 3-2 and Table 3-3) for both new GPS and Galileo, despite 
the reservations published in many papers on the practical difficulties in realising a 
good working BOC receiver. The notorious perceived difficulty is due to the 
chaiacteristic multi-peaked correlation function. In our view all known receivers, or 
receiver principles, have problems with this: either because the receiver is not fail safe 
and is potentially unreliable (the so-called bump-jumping receiver [Fine and Wilson 
1999]); or the multi-peaks are eliminated at the very substantial cost in much 
degraded accuracy [Bello and Faute 2005].
With my work under Dr Hodgart what seems to be an entirely new and original 
method has been developed which entirely solves the problem of tracking BOC. The 
problem of multi-peaks goes away and there is no loss of potential accuracy. The 
invention has been assigned to the University of SuiTcy, and a professionally drafted 
patent application filed with the Patent Office from August 2006 with ourselves 
named as joint inventors. All simulations, emulations and further practical work seem 
to show that the invention does indeed work and has no problems. There is no 
indication in any published work that others have perceived our way to the solution. 
This thesis describes in detail this invention and the first experimental results. When 
in due course it is published our work hopefully will re-assure conservative technical 
and political interests internationally, if such exist, that it is now safe to go ahead with 
BOC (and also AltBOC for the Europeans).
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1.3 Outline of thesis
This thesis consists of 11 chapters with the following content.
Chapter 2 describes the driving forces behind this project and the motivation for 
research in this area. The specific goals of the research are described, which satisfy 
both the industrial and academic requirements of the research. To emphasise the need 
for the research examples of space applications to which this work may benefit are 
given.
Chapter 3 gives an overview of the current and future GNSS signal characteristics. 
This is essential to provide background for the thesis, which is fundamentally about 
the new techniques and approaches required to transmit and receive these signals. 
Details of the modulation, multiplexing and coding schemes are given along with 
mathematical representations of current and future GNSS signals.
Chapter 4 provides an analysis of the advantages and disadvantages of BOC 
modulation with comparison to the existing modulation techniques. The effects of 
BOC on the transmitted frequency spectrum are described and detailed comparative 
analysis of the tracking and multipath performance of BOC modulation is given. 
Chapter 5 gives a detailed theoretical description and performance analysis of current 
and future GNSS receiver seai'ch, acquisition and tracking techniques. Firstly, current 
GPS receiver techniques are described in depth covering both coherent and incoherent 
systems. Following this, a comparison is given of the techniques currently proposed 
by the literature in order to successfully search for and track BOC signals. Each 
scheme is compared with consideration of the receiver acquisition speed, tracking 
sensitivity and the hardware impact of the technique.
Chapter 6 provides a detailed theoretical description and performance analysis of the 
novel Double Estimating (DE) BOC receiver, which was developed during this 
research. A comprehensive description of DE technique is given, showing how it can 
be applied to coherent and incoherent BOC systems and to the Alternate BOC 
(AltBOC) modulation. The teehnique is compared against the BOC tracking schemes
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identified in Chapter 5 and a number of advantages are found for both performance 
and hardware considerations. The practical issue of distortions or asymmetry in 
transmitted BOC spectrums and its effect on receiver tracking techniques are also 
analysed. Further advantages are identified for the DE BOC tracking technique while 
operating with distorted signals.
Chapter 7 describes hardware implementations of GNSS signal generators. Emphasis 
is given to the SSTL approach to implementing a Galileo signal generator on the 
Giove-A satellite, which this research has contributed to. This efficient and elegant 
approach to generating GNSS signals is capable of producing all variations of signals 
that have been proposed for the future GNSS. Examples of signals from an 
Intermediate Frequency (IF) bench prototype signal generator and the flight module 
flown on Giove-A are given. The hardware implementation of a digital noise 
generator in the signal generator is also described. This noise generator can be used 
to emulate various levels of additive Gaussian noise for receiver bench testing.
Chapter 8 provides a in-depth look at the SSTL Space GNSS Receiver (SGR) design 
and follows on to describe the development of a Prototype IF (PIF) receiver, designed 
to receiver future GNSS signals. Firstly, an overview of the SSTL SGR architecture 
is given to provide a background receiver design and identify specific areas that can 
be improved by this research. Subsequently, the design of the PIF receiver 
architecture is then described, which is intended to replace and enhance many of the 
core SGR components. The PIF receiver platform also has been used to provide a 
bench demonstration and evaluation of the DE BOC tracking technique detailed in 
Chapter 6. The adaptations required to the correlator hardware elements, processor 
software to implement the DE teehnique are presented.
Chapter 9 described the testing of the PIF receiver using current and future GNSS 
signals. Methods for deriving measurement data from the receiver while operating the 
DE BOC tracking technique and evaluating the performance of the low-level receiver 
functions are given.
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Chapter 10 shows the development and testing of a prototype receiver based on a 
single FPGA. The receiver was tested with live signals from both the GPS 
constellation and the Galileo E l signal from Giove-A satellite.
Chapter 11 describes the contributions made to the field of GNSS by this research. 
Each contribution is detailed with a description of its potential benefit to the GNSS 
community. Following this suggestions aie made for future research into the areas 
covered by this research. These include the exploitation of a patent filled for the 
novel BOC tracking scheme developed during this research.
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2 Background, motivation and goals
In order to judge the merit of this research it is important to understand how the 
project came into being and its potential impact to GNSS academia and industry.
In this chapter the driving forces behind this research and the history of its conception 
are discussed. To provide a context for the research, examples of GNSS receiver 
applications in space are given, with emphasis on the research activities at SSC and 
SSTL. Following this, the aims of the research are described, which, given the nature 
of the CASE studentship, contain a strong industrial emphasis to reflect the research 
investment by SSTL.
2.1 SSC, SSTL, satellites and GPS
In 1993 SSTL and SSC pioneered the use of GNSS in space through the first 
operation of a GPS receiver on a micro-satellite in low-earth orbit (LEO). The 
receiver was used to provide the satellite with position, velocity and time (PVT) 
information [Unwin 1995], which enabled determination of the satellite’s orbit. The 
first receiver flown by SSTL in orbit was manufactured and adapted for operation in 
space by the GNSS receiver manufacturer Trimble. Since then SSTL have produced 
their own space GPS receivers (SGR). The SGR receivers are operated on SSTLs 
own missions and have also been supplied to ESA, NASA and the US Air-Force.
As the SGR designs have progressed they have enabled a variety of applications. In 
1999 the 24-channel SGR-20 was flown on the Uosat-12 satellite. This receiver can 
process signals on four sepaiate antennas with six channels devoted to each antenna. 
This enabled a demonstration of attitude determination using GPS by comparing the 
signals across the antennas [Purivigraipong etal 2000]. Further reseai'ch has taken 
place to provide a GPS attitude system which is more robust to multipath errors, again 
making use of real data and demonstrations using the SSTL hardware [Duncan et ai 
2006].
On-board the UK-DMC micro-satellite SSTL have an adapted version of the SGR-10, 
which is pioneering research into the use of sea-state monitoring with GNSS signals
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[Gleason et al 2005]. The experimental receiver is specially designed to receive GPS 
signals reflected back to the satellite from the ocean surface. Again this is supported 
by research from SSC into modelling and simulating the scatter of the signal with the 
ultimate aim of determining quantities such as ocean roughness, wave height and 
wave direction. The acquisition of real data from the satellite has successfully 
demonstrated the credibility and validity of this technology and fuelled research into 
this area.
Another experimental SSTL receiver has been flown on the Giove-A satellite, 
specially designed to operate in a high-eaith orbit (HEO) with the potential of 
providing a low-cost receiver for geostationary eaith-orbits (GEO) in the future 
[Steenwijk et al 2006]. This receiver is adapted to acquire and track extremely weak 
GPS signals in order to obtain PVT information while in an orbit outside the 
transmitting GPS constellation. Again complementing SSTL’s advances in receiver 
designs this application provides a number of research challenges currently under 
investigation at SSC, including weak signal acquisition, weak signal tracking and 
orbit estimation.
Each of the above applications can potentially benefit through advances in GNSS 
receiver technology provided by this research. Specific aims to benefit GNSS 
attitude, GNSS remote sensing and GEO GNSS receivers aie given in the following 
section of this chapter.
In 2003 SSTL was awarded the contract to design and manufacture the first Galileo 
test satellite, Giove-A. This satellite’s mission was to claim the frequency bands 
allocated to the European Community by transmitting representative signals in those 
bands. Also, the satellite provides a demonstration of a number of key technologies 
required by the Galileo programme. In December 2005, Giove-A was launched and 
has successfully claimed the Galileo frequency bands.
The contract to manufacture Giove-A has provided SSTL and SSC with a unique 
opportunity to study, analyse and evaluate the impact of the next generation of GNSS 
(GPS modernisation and Galileo) signals on receiver design. Under the Giove-A 
contract SSTL has developed a Galileo transmitter capable of producing
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representative Galileo signals, which this research has contributed to (see Chapter 7). 
This access to the early Galileo specification, representative signal generators and real 
signals from space has been an enabler and a driver of this research.
The working relationship between SSC and SSTL has already provided many 
valuable contributions to the world of GNSS. The partnership strikes a rare balance 
which many organisations aspire to; between the industrial ‘market pull’ of a 
commercial company and the ‘technology push’ driven by academia. This 
partnership is entirely in tune with the sprit of the EPSRC CASE studentship bringing 
industry and academia together thiough research with mutual goals.
2.2 Research objectives and goals
The aim of this research was to analyse the impact of the next generation in GNSS 
(GPS modernisation and Galileo) and determine the advances required by receiver 
architectures to take advantage of these new systems, providing novel approaches 
where possible. Emphasis was given to developing receiver architectures for small 
satellite applications, although the work also provides significant technical value to 
the terrestrial applications of GNSS.
SSTL have developed a range of space GPS receivers [SSTL 2007] and have 
pioneered a number of novel space applications. However, the current design is based 
on an aging chipset that has no flexibility to adapt to the signal specifications 
proposed for GPS modernisation and Galileo. In order to continue the evolution of 
SSTL’s SGR family of receivers and benefit from the potential of the future signals, a 
new high-performance flexible receiver architecture is required. Therefore, a primary 
industrial and commercial aim of this project was to remove the dependency of the 
SGR range on an aging and potentially obsolete chipset.
Many scientific space missions require accuracy greater than the typical 10 metre 
accuracy obtained through single frequency GNSS. The next generation of GNSS 
will make dual frequency signals available to civil users enabling virtual elimination 
of residual errors due to the ionosphere and increased navigation accuracy. GNSS
25
Background, motivation and goals
ambiguity resolution used in attitude determination and many terrestrial applications 
can benefit from multiple frequency receivers [Teunissen e ta l  2002]. Therefore, the 
second hardware goal was to develop a low-cost receiver architecture capable of 
processing multiple frequency bands.
The combination of future GPS and Galileo constellations will make over 50 GNSS 
signals available to the space user. Currently SGR receivers have a maximum 
capacity of 24 receiving channels. A receiver with greater channel capacity and 
capability to process a range of GNSS signals would significantly benefit a number of 
space applications. GNSS reflectometry requires reflected signals from more than 
one satellite to determine wind direction [Komjathy e ta l  2001] and therefore benefits 
from more satellites in the sky. Also, more receiver tracking channels enables greater 
ocean coverage and may allow receivers to perform real-time formations of the delay- 
Doppler map, a valuable tool in GNSS reflectometry. The reliability of GNSS 
attitude determination could also be greatly increased through greater receiver channel 
capacity, devoting extra channels to each antenna (currently limited to 6 channels per 
antenna). Hence, the third hardware goal of this research was to provide the ability 
for the receivers to increase the number of tracking channels available to the user. 
Preferably this should be a flexible choice depending on the application.
Both the modernised GPS and Galileo systems will provide pilot tones on some of 
their signals. The pilot tones permit long integration times enabling acquisition and 
tracking of very weak GNSS signals. This is particularly useful for GEO receivers 
where navigational positioning is only made possible by receiving the very weak 
signals from GNSS satellite antenna side-lobes [Ebinuma et al 2004]. Therefore, an 
advanced receiver architecture capable of receiving modernised GPS and Galileo 
signals may benefit GEO receivers greatly and provide robust PVT information for 
GEO users. Also, GEO GNSS receivers are currently very expensive and hence users 
would benefit from low-cost receiver architecture suitable for the high-radiation 
environments experienced in HEO and GEO.
The above examples illustrate the need for new advanced GNSS receiver architecture 
for both commercial and scientific space applications. To summarise, the areas of
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space receiver architecture to which this research project was intended to contribute to 
were as follows.
>  Removing the dependency of the SSTL SGR range on an aging and potentially 
obsolete chipset.
>  Low-cost receiver architecture capable of processing multiple frequency 
bands.
>  Receiver architecture with greater and more flexible channel capacity.
>  Receiver architecture capable of receiving GPS modernised and Galileo 
signals.
>  Low-cost receiver architecture suitable for severe radiation environments.
Although multi-faceted, these advances in receiver technology generally embody the 
goals SSTL desires from this research. However, the design of receiver architecture 
for the next generation of GNSS results in a significant number of challenges both 
theoretical and practical from which academic value can be derived.
The new signals include a host of new complex modulation, multiplexing and coding 
schemes designed to cover higher bandwidths and deliver higher precision than ever 
transmitted before see [ESA and GJU 2006] and [GPS SIS 2007]. New approaches to 
receiver design and operation are required in order to take full advantage of the 
proposed signal specifications. Research broad enough to encompass the entire 
impact of the new GNSS is beyond the scope of this research project. Hence, a 
number of key areas of investigation were identified, which were of specific interest 
to SSTL and SSC. From this the academic goals of this research were formed andean 
be summarised as follows.
>  Search, acquisition and tracking of Binary Offset Caiiier (BOG) modulated 
signals -  providing a comparison of the proposed receiver techniques, 
identifying flaws and determining where improvements can be made.
>  The effect of complex multiplexing schemes on transmitter and receiver 
architectures and operation -  analysing how these multiplexing schemes can 
be implemented and what approaches can be adopted in the receiver.
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> Modulation and high bandwidth signals -  evaluating the potential benefits and 
problems associated with BOC modulated and high-bandwidth signals.
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3 Signal characteristics
This chapter details the signal structure of existing and future signals to be transmitted 
in the L-band GNSS frequency allocations. It is important to fully understand all 
possible future GNSS signal structures in order to evaluate their impact on GNSS 
receivers and formulate receiver solutions. Firstly, a review of the current or heritage 
GPS signal structure is given with signal representations, modulation and coding 
techniques. Secondly, the proposed changes to the GPS signal structure by the 
modernisation programme are detailed. Finally, the current Galileo signal structure, 
its specifications and properties are described in detail.
3.1 Heritage GPS signal characteristics
GPS is a spread spectrum system, where the spread signal occupies a bandwidth, 
much greater than the rate of the data being transmitted [Sklai* 1988]. This 
redundancy of bandwidth serves to suppress detrimental effects of interfering signals 
and reduces the peak transmitted signal power levels to effectively hide the signal in 
background noise. The spreading technique denoted, Direct Sequence-Spread 
Spectrum (DS-SS), refers to technique where a carrier wave is modulated by a data 
signal overlaid with a high frequency Pseudo-Random Noise (PRN) spreading signal.
A conceptual diagram of a spread spectrum system is shown in Figure 3-1, the 
modulation onto the carrier is omitted for simplicity. The narrow bandwidth, Bd of 
the data signal d{t) is spread by a PRN code spreading signal, a{t) of significantly 
higher bandwidth, The transmitted signal then passes through a channel, which 
applies additive noise, n{f) and interfering signals, i{t). A synchronised replica 
spreading code signal multiplied onto the received signal will then result in recovery 
of the desired signal with some error from thermal noise (spectral density No) and 
interference.
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Figure 3-1, Simplified conceptual spread spectrum system
The innovation of the GPS is to use the PRN code sequence as a ranging signal. In 
combination with its associated data signal this allows the path difference from 
transmitter to receiver to be recovered. The GPS satellite signals share the same 
carrier frequency and are separable in a receiver only because each respective 
transmission employs a unique PRN spreading code. Each effective bit of the PRN 
code sequence is called a ‘chip’. Despite the fact that GPS is a code modulation of a 
continuous wave (CW) canier, the navigational or ranging signal is effectively a 
sequence of periodic pulses, with a periodicity equal to the code length and pulse 
width of one chip. The range to each differently located GPS satellite is measured by 
the timing of these pulses and comparing the relative time delay of the pulses enables 
three-dimensional navigation.
Heritage GPS uses Binary Phase Shift Keyed (BPSK) modulation [GPS ICD 2007], 
where ideally the carrier phase changes instantaneously by 180°, depending on the 
data modulated spreading sequence. A PSK modulated signal can be written as
^psK W = V2P X )x  cos((5f)x d (f) 3-1
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P is the signal power, d{t) is the bi phase data signal, a{t) is the bi phase PRN code 
spreading signal and Cù is the carrier frequency. The designation BPSK-R( ) has 
been adopted to define this type of modulation, where is the chipping rate and is an 
integer multiple of 1.023MHz.
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Figure 3-2, L-Band GNSS frequency allocations
Figure 3-2 shows the L-band frequency allocations for current and future GNSS 
systems. Currently, GPS consists of between 24 and 32 satellites broadcasting three 
navigational signals in the L-band; one signal available for civil use transmitted on the 
LI carrier frequency and two military signals transmitted on the LI and L2 carriers. 
The Heritage GPS signal structure is depicted in Figure 3-3. All the GPS signals are 
derived from the fundamental GPS frequency of 10.23MHz.
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Figure 3-3, Heritage GPS signal generation structure [Kaplan and Hegarty 2006]
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GPS signals on LI retain orthogonality because they are broadcast in phase 
quadrature, which can be represented as follows.
5^ 1 (0  = (f) cos((0^,r) + {t)ap; (0  sin((D^iO 3-2
acAiit) is denoted the Coarse Acquisition (C/A) code, which is a 1023 chip long PRN 
sequence, unique to the transmitting satellite i (I to 32), from the Gold code family
[Gold 1967]. Each bit or ‘chip’ of the C/A code, Tc is ( ^ 02 3 ) long and therefore
is said to have a ‘chipping rate’ of 1.023 Mcps (Mega chips per second). The entire 
C/A code sequence repeats every 1 ms. flp,(0 is named the precision code, which is a 
PRN sequence, unique to the satellite i, with a chipping rate of 10.23 Mcps and 
repeats once a week. This code is known as the P(Y) code because if desired, the 
satellites have the ability to switch transmission to modulate the carrier with the 
encrypted Y code, which is only available to U.S. government users.
dcA(f), is the bi-phase navigational data signal associated with the civil C/A code and 
is transmitted at a rate of 50Hz. dp{t) is the navigational data associated with the 
military P code signal. The navigational data contains information necessary for the 
receiver to compute position, velocity and time solutions for each satellite, go^ , is the 
LI carrier frequency, Pc and Pp are the C/A and P(Y) signal powers, respectively.
The relative power of the currently transmitted C/A code is 3dB greater than that of
pthe P(Y) code and hence, Pp = .
One chip of the GPS C/A code propagating at the speed of light, c has a length of 
293 m (7^ X  c ) , although actual discrimination generally achieves accuracies that are a
very small fraction of this. The repeat interval of 1 ms implies a range ambiguity of 
around 300 km. However, transitions of navigational data potentially occur every 
20 ms, which expands the ambiguity to around 6000 km. This range ambiguity is 
resolvable by examination of the data stream d{t). The P(Y) code chipping rate of 
10.23 Mcps results in an equivalent resolution of 29 m. Again, actual discrimination
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is some small fraction of the resolution. Currently, the majority of GPS satellites 
transmit only the P(Y) code signal in the GPS L2 band, which can be represented as 
follows.
S l 2 (0  = ^ | ^ d p  {t)api (0  cos(<y^20 3-3
is the L2 carrier frequency.
The GPS C/A code is generated using two 10 bit linear feedback shift registers 
(LFSR), G1 and G2, as shown in Figure 3-4. Both registers are initialised with all bits 
set to a logical ‘one’ state. The feedback taps of the registers are commonly described 
in polynomial form as follows [Sklar 1988].
3-4
X' represents the /th bit of the LFSR. 37 PRN codes are generated by combining the 
output of the G1 register with a unique selection of two bits from the G2 register.
Stai't value on epoch (all ones)
I ms epochEpoch
counter
Start value on epoch (all ones)
Tap selector
Figure 3-4, C/A code generator
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The resulting PRN codes are maximal length sequences with N = 2" -  1 chips, where 
n is the length of the LFSR. The periodic autocorrelation function for a PRN 
sequence a(r) of length n chips, with a chip period 7c can be written as follows.
3-5
c 0
The autocorrelation envelope (Figure 3-5) can be approximated by a triangle function, 
the peak of which (amplitude A) corresponds to the perfect alignment (correlation) 
between the received code and the locally generated replica. Outside the correlation 
interval the ideal cross-correlation function is -A /N  due to the avoidance of the all­
zero (stable) state in the generation of Gold codes.
correlation A
A /N
0
Figure 3-5, Ideal autocorrelation of a PRN sequence
In practice the sequences identified by Gold exhibit a three-valued cross-correlation
f  • , 1 ( — 1 tin) —2 }function with values ■ ,—— — >, where12
r(n) = 3-6
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Therefore, Gold sequences employed for GPS C/A code have cross correlation values
o f  i — — , — — , — —  i . T h e autocoiTelation o f  the GPS C/A cod e (PRN 1 ) is sh ow n  [1023 1023 1023J
in Figure 3-6.
GPS
A O
'm n w  n m  m i  wmm
T im e  D e la y  (ch ip s ) T im e  D e la y  (ch ip s )
Figure 3-6, Normalised autocorrelation of GPS C/A code
A PRN code sequence can be viewed as a periodic sequence of pseudo-randomly 
repeated rectangular pulses. Therefore, the two-sided power spectral density of a 
sequence with chip period 7^ and pulse amplitude A, can be written as
^PRN -  A^TpSinc' 0)Tn 3-7
where, sinc(%) = sin(%)
The power spectral densities (PSD) of the current GPS signals are shown in Figure 
3-7, assuming no filtering to the signals and IW signal power. The main lobe of the 
C/A code signal is seen to spread ±  1.023 MHz around the LI carrier. The higher 
chipping rate of the P(Y) code, ten times the C/A code rate, causes the spectral energy 
of the main lobe to be spread over ±10.23 MHz around the carrier.
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-60
 GPS LI C/A code
 GPS Li P(Y) code
Carrier Frequency = 1575.42 MHz
±
X3
■g PSK(fP)
IZ  PSKiü(rP)
-7 0
-8 0
2
-2 0 -1 5 - 1 0 •5 0 5 10 15 20
fP
Frequency offset from carrier (MHz)
Figure 3-7, Power spectral density of current GPS LI signals: (unfiltered, IW signal power)
The Radio Frequency (RF) link budget for GPS signals is shown in Table 3-1. The 
free space propagation loss, Lrr is calculated as follows.
LpR = 3-8
X is the transmitted carrier wavelength and r is the distance to the satellite 
(r = 25236 km at 5° elevation).
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Table 3-1, Link budget for GPS satellites
LI C/A code LI P(Y) code L2 P(Y) code
Satellite TX power, 
[Tt-]' 13.4 dBW 10.4 dBW 8.2 dBW
TX Antenna gain, 
[Gtx]
(max pointing eiTor 
14.3°)
13.4 dB 13.4 dB 11.5 dB
Required SV EIRE 
=[7*7-] + [Gtx] 26.8 dBW 23.8 dBW 19.7 dBW
Atmospheric losses, 
[4d
0.5 dB 0.5 dB 0.5 dB
Propagation loss,
[Lp/j]
(R = 25236km)
184.4 dB 184.4 dB 182.3 dB
Receiving antenna 
gain,
[Gpxl
OdB OdB OdB
Minimum received 
power -158.1 dBW -161.1 dBW -163.1 dBW
Generally the received power levels of the GPS satellites are up to 5dB greater than 
the specified minimum power levels [Kaplan and Hegarty 2006].
3.2 GPS modernised signal characteristics
The completion of GPS modernisation under the current plans [GPS ICD 2007] will 
result in four additional navigational signals transmitted in the L-band; one military 
signal broadcast on the LI carrier frequency, LI M, one military and one civil signal 
on the L2 frequency, L2 M and L2 C respectively, and an additional civil signal on 
the L5 carrier (see Figure 3-2). The GPS block HR satellites will transmit the new LI 
and L2 signals while the subsequent block IIF satellites will transmit the new L5 
signal. Discussions between the US and ESA are still on-going as to whether to 
accept a proposal to implement a common civil signal in the L -band (LI C). Table 
3-2 shows the centre frequencies, currently agreed modulation schemes, data rates and 
types of data of current and future GPS signals.
The use of square brackets [ ] denotes a dB quantity
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Table 3-2, Future GPS signais [GPS ICD 2007]
Signal Centre
frequency
(MHz)
Modulation
scheme
Main lobe 
bandwidth
(MHz)"
Types of 
data
Data rate 
(sps)
LI C/A 1575.42 BPSK-R(l) 2.046 Civil 50
LI C 1575.42 B O C (l,l)or  
M B0C(6,1,1/11)
4.092 and 
14.332
Civil Unknown
LI P(Y) 1575.42 BPSK-R(IO) 20.46 Military 50
LI M 1575.42 BOC (10, 5) 30.69 Military Unknown
L2C 1227.6 BPSK-R(l) 2.046 Civil 50
L2 P(Y) 1227.6 BPSK-R(IO) 20.46 Military 50
L2M 1227.6 BOC (10, 5) 30.69 Military Unknown
L5I 1176.45 BPSK-R(IO) 20.46 Civil 100
L5 Q 1176.45 BPSK-R(IO) 20.46 Civil Data-less
A 12 month study by the GPS Joint Program Office (JPG) [Betz 1999] resulted in the 
decision to use Binary Offset Carrier (BOC) modulation for the new military signals 
on LI and L2. This modulation type will also be implemented for Galileo signals in 
various forms. BOC modulation is a rectangular sub-carrier modulation (sine or 
cosine) of the PRN spreading code and is denoted BOC( ), where, is the sub-
cam  er frequency, is the PRN code chipping rate and both are multiples of 
1.023x10^. The subcarrier frequency is chosen such that it has an integer number of 
half periods, Ts (sub-chips) within a chip of the spreading sequence. A number of 
different BOC modulations are depicted in Figure 3-8. The normalised PSD of a sine 
phased BOC signal can be written as [Betz 2001]
f c
'BOC . (/ )  =
sm
2 /.
sm
afcos
f c
sm
\ ^ f s  J
¥ >1
M s )
eus
^ f c j
3-9
f o r  I f s l f c  e v e n
c o s
fo i ' 2 f J f ç O d d
 ^For BOC modulations the main lobe bandwidth is defined as the bandwidth encapsulating the largest 
two spectral lobes.
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If the BOC subcarrier is cosine phased with respect to the code sequence the 
normalised PSD can be written as
fc
2sin'
4 / s .
sm
\ f c  y
a fco s
f c
2 sin' Æ .
^ f s y
COS g
\ f c  J
7 f  COS
2 / s .
3-10
fo r  I f j f ^ e v e n
\2
fo r  2 f s / f c  odd
The most desirable effect of BOC modulation is that it produces replicas of the spread 
signal pushed away from the centre frequency at ±  / y . Hence, the spectral energy is
shifted away from the carrier frequency, potentially allowing localised jamming of the 
civil signal without significantly affecting the integrity of the military signal.
Frequency reuse is the primary justification for using BOC modulation for GNSS 
systems, reducing or eliminating the spectral overlap of the signals within a given 
bandwidth. However, BOC modulation also claims potential advantages in multipath 
mitigation and code hacking accuracy. These issues are addressed in detail in 
Chapter 4.
The GPS M code signals are to be transmitted using a BOC(10, 5) modulation. 
Therefore, the main lobes of the signal will be spread over 10.23MHz and the lobes 
will be shifted ±  10.23MHz away from the carrier. The modernised signals for LI are 
shown in Figure 3-9 with the M code signal.
Recently a joint GPS-Galileo working group [Hein et al 2006] have proposed a 
common multiplexed BOC (MBOC) structure for future LI civil signals. Studies on 
this signal were beyond the scope of this project due to its late introduction.
Therefore, MBOC is considered in the Chapter 11 of this report, describing extensions 
of this work.
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PSK-R(l)
a ch ip '
B O C (l,l)
-sine
a sub-chip'
BOC(2,l)
-sine
BOC(2,l)
-cosine
bnxjueney ollsel Inmicamrvr(MHz)
Frequency offset from  carrier (M H z)
Frequency offset from carrier < M Hz)
Frequency offset from carrier ( MHz)
Figure 3-8, Spreading waveforms and PSD of BPSK(l), BOC(l,l)-sine, BOC(2,l)-sine and
BOC(2,l)-cosine modulations
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- 7 0
PSK(fP) 
PSKIO(tP) -80  
BOCs( tP)
-9 0
-l(X)
GPS LI C/A cixie 
GPS LI P(Y) c(xie 
GPS LI M code
Carrier Frequency = 1575.42 MHz
Frequency offset from carrier (MHz)
Figure 3-9, Power spectral density of future LI GPS signais (unfiltered, IW signal power)
The spectral shape of the current baseline for the modernised GPS L2 band is 
equivalent to that shown in Figure 3-9, with a centre frequency of 1227.6 MHz. The 
new civil signal on the L2 carrier, akin to the C/A code signal, uses BPSK-R(l) 
modulation. However, there are subtleties in the generation of the PRN codes for 
which the L2C signal yields unique distinction.
The L2C signal combines two PRN codes of different lengths, the moderate length 
(20msec) CM code and the long ( 1.5sec) CL code. The L2(C) signal generation 
scheme is shown in Figure 3-10, Each code is generated at a rate of 5 1 1.5kchip/s. 
The CM is modulated by data at 50 sps (symbols per second), which is half-rate 
Forward Error Correction (EEC) coded. The CL code has no data modulation. The 
CM and CL code are then multiplexed together on a chip by chip basis to provide a 
combined chip rate of 1.023 Mcps.
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25bps 50sps
L 2(C )code1.023MHz CM code
CL code
1/2
rate
FEC
Chip by chip 
multiplexer
10,230 chip 
code generator
767,250 chip 
code generator
Navigational
message
Figure 3-10, L2(C) code signal generation
A code or channel with no data modulation is known as a ‘pilot’, this is an important 
design feature and is incorporated many times into the modernised GPS and Galileo 
signal structures. A pilot code or channel allows GNSS receivers to use true Phase 
Locked Loop (PLL) discriminators, providing more accurate tracking than the Costas 
loop discriminators, which are commonly used in existing GNSS receivers. The pilot 
tones also allow longer integration periods to be easily implemented in the receiver 
for weak-signal acquisition and tracking.
Combining three signals onto a single carrier frequency requires an additional 
multiplexing or modulation scheme and can impact on signal attributes such as power 
and constant envelope properties. The phase II Replacement Modernised (IIR-M) 
GPS satellites will use a modulation named ‘interplex’ or ‘modified hexaphase’ to 
combine the three signals onto both the LI and L2 carrier waves [GPS ICD 2007]. In 
Section 7.1, we describe how this modulation can be produced in hardware and 
demonstr ate an elegant modulation architecture. The impact of interplex modulation 
on receiver design is discussed in detail in Section 10.3. However, for completeness 
the cuiTent baseline for the future GPS LI and L2 signals after interplexing can be 
written as follows [Dafesh et al 2000].
^FL\(0  = d p { t )a p .i t )  cos(m) -  sin(m)]cos(0 ,^/)
+ (OcicAi (0  cos(m) + s[2P, 5(0«ca,- (O^pi (0  sin(m)]sin(co^,/)
3-11
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^FLiiO = lj2P^dpit)api(t) c o s im ) - . j 2 ^ d i ^  (?)J(0<3;vr,( 0 sin(m)]cos((û^20 
l^jÏPQdç (t)aci (0  cos(m) + yl2 P^s{t)aa (0 «p,- (f)«M (0  sin(m)]sin(cD^20
3-12
+
P/ and Pq are the total powers in the in-phase and quadrature channels before 
interplex modulation, which ar e set by the choice of modulation index m, s{t) is the 
square wave sub-carrier for BOC modulation with a frequency of 10.23MHz, aa{t) is 
the combination of the L2 CM and CL codes, and gm/(0 is the classified PRN 
sequence for M code signal, dmit), is the hi-phase navigational data signal associated 
with the military M code signal.
The new GPS L5 signal potentially offers the most significant benefit to civil GPS 
users, primarily through the delivery of a dual frequency civil system with high 
precision measurements.
The GPS L5 signal is a complex signal consisting of an in-phase carrier modulated by 
a tiered code spreading sequence (see Appendix A) with navigational data and a data- 
less pilot channel in phase quadrature modulated only by a tiered code spreading 
sequence. The GPS L5 signal can be represented as follows
( 0  cos(A?^5f) +  ( 0  sin(m^5f) 3-13
Where, 00^ 5 is the L5 earner frequency, P15 is the L5 signal power, u/j/and ogj, are the 
tiered PRN code sequences for the in-phase and quadrature channels respectively. 
disit), is the bi-phase navigational data signal associated with the civil L5 signal.
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I CiPS 1.5 signal
Carrier Frequency = 1176.45 MHz
Frequency offset from carrier (MH/.)
Figure 3-11, Power spectral density of future L5 GPS signal (unfiltered, IW signal power)
3.3 Galileo signal characteristics
Under the current plans [ESA and GJU 2006] the new European Galileo GNSS will 
provide a wide range of radionavigation signals to both civil and regulated users. The 
current baseline of Galileo signals is believed to be as shown in Table 3-3. Galileo 
will introduce six data-modulated signals and four data-less signals into the L-band 
spectrum, which are to provide the core Galileo services as follows [Dutton et al 
2 0 0 2b
> Open Service (OS) -  This service which provides position, velocity and time 
(PVT) information, will be available on two frequencies, unencrypted and free 
of charge.
> Commercial Service (CS) -  This service will be a controlled access service for 
professional applications with service guarantees. CS provides two signals 
with encrypted data messages at different frequencies to OS broadcasting.
> Safety of Life (SoL) -  This service is targeted at users where navigation safety 
is critical (maritime, aviation, trains) and high level global performance is 
required. SoL signals will be broadcast on three carrier frequencies, one of 
which is separated in frequency from all other services.
> Public Regulated Service (PRS) -  This service is designed to provide a high 
level of data protection in so-called ‘times of extreme tension’. PRS is to be
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broadcast on two frequencies and will be heavily encrypted. Access to the 
PRS will be controlled tlnough EU member states.
Table 3-3, Galileo signals [ESA and GJU 2006]
Signal Centre
frequency
(MHz)
Modulation
scheme
Main lobe 
bandwidth 
(MHz)
Types of 
service
Data rate 
(sps)
El A 1575.42 B0C (15,2.5) 35.805 PRS
El B 1575.42 B O C (l,l)or  
M B0C(6,1,1/11)
4.092 OS, SoL, CS 250
El C 1575.42 B O C (l,l)or  
M B0C(6,1,1/11)
4.092 Data-less
E 5al 1191.795 AltB0C(15, 10) 51.15 OS 50
E5a Q 1191.795 AltBOC(I5, 10) 51.15 Data-less
E5bl 1191.795 AltB0C(15, 10) 51.15 OS, SoL, CS 250
E5bQ 1191.795 AUB0C(15, 10) 51.15 Data-less
E6 A 1278.75 BOC(10,5) 30.69 PRS
E6B 1278.75 BPSK-R(5) 10.23 CS 1000
E6C 1278.75 BPSK-R(5) 10.23 Data-less
The Galileo codes are based on the tiered code concept, the primary and secondary 
codes length are shown in Table 3-4. The table also indicates whether or not the 
codes are based on LFSR polynomials or memory stored binary sequences.
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Table 3-4, Galileo codes [ESA and GJU 2006]
Signal Primary code 
length (chips)
Secondary 
code length 
(chips)
Code epoch 
(ms)
Generator Polynomial 
(octal)
1 2
El A Unknown Unknown Unknown Unknown Unknown
El B 4092 1 4 Memory stored Memory stored
El C 4092 25 100 Memory stored Memory stored
E 5al 10230 20 20 40503 50661
E5aQ 10230 100 100 40503 50661
E5bl 10230 4 4 64021 51445
E5bQ 10230 100 100 64021 43143
EGA Unknown Unknown Unknown Unknown Unknown
E6B 5115 1 1 Unknown Unknown
E6C 10230 50 100 Unknown Unknown
Figure 3-12 and Figure 3-13 show the power spectral densities for the Galileo E l and 
E6 bands respectively. Both bands have two data modulated signals and one data-less 
channel, which are to be combined thiough interplex modulation and can be 
represented as follows.
= [ V ^ ‘^ ^£iB(0-Scifl(0«£ifl,(0cos(m) -.^2P g jg,<.(0a£,c,(r)sin(m)]cos(cû^,0
sin(œ^,0
3-14
+
4- ■\]^ Pl *^£1/1 (0 ‘S'eib (0 ‘S'eic 0)^E\Ai (O^glc, CO Sill(/?î)
*^£6(0 = [\/^/<^£6£(0«£6fi,(0 cos(m) -.^Z^a£6c/(Osin(m)]cos(cOe60
sin(mg^r)-I- ( 0 ‘^ £6A^£6>1; ( 0  C0s(/7x)
+ -yj^Pi (0^£6Ai (0^£GB, (^)^E6Ci (^) Sin(m)
3-15
cOgB is the E6 carrier frequency, ^m(0> ^/a(0 and >S6a(0 are square wave sub-carriers,
o-EiAiii)-, EiEJBiif)-, ciEici(t)  ^ciE6Ai{f), ^E6Bi(t) aiid aEôCiO) are the PRN sequences, 
including secondaiy codes for the E l A, B and C signals and the E6 A, B and C
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signals, respectively . dE iB it) ,  ( h i A i t ) ,  d e é s i t )  and d sôA U )  are bi phase navigational data 
signals for the respective signals.
-6 0
Carrier Frequency = 1575.42 MHz
-7 0
B O C s(fP )
_ !  M B O C .s ( f P ) - 8 0  
1  B O C I5 c (fP )
-9 0
-1 0 0-2 0 -1 0 -5 0 15 2010
Frequency offset from carrier (MHz)
 Galileo EI B+C, BOC( 1,1 )-sine
 Galileo E l B+C. M B O C (6 ,l,l/ l I)
 Galileo E l A, B O C (l5.2.5)-cosine
Figure 3-12, Power spectral density of the Galileo E l signals (IW signal power)
-6 0
 Galileo E6 B+C
 Galileo E6 ACarrier Frequency = 1278.75 MHz
I -7 0
B O C e (lP )s
I
-1 0 0-2 0 -1 0
I?
Frequency offset from carrier (MHz)
Figure 3-13, Power spectral density of the Galileo E6 signals (IW signal power)
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The Galileo E5a and E5b bands will each transmit a data-modulated and a data-less 
channel. These four signals are combined onto a single centre frequency, this is 
accomplished though the use of Alternate BOC (AltBOC) modulation. This high- 
bandwidth complex signal offers unprecedented code tracking accuracy and multipath 
mitigation properties. This generation of this signal is detailed in Section 7.1, receiver 
design for AltBOC signal is covered in Section 6.3. The Galileo E5a and E5b bands 
can be represented as follows.
(0  = X (Ox (0  + «£5W (0]xf(f)xCOS((Ogg0
+ X ( O x (t) ~ (Ox^^£5^ ,(0 ]x s (Oxsin(u)£^r)
+ -\J^Pe5 X [^£5,,^  (0 ■*" ^E5bQ (0]x s{t ) x  COS{(Û)
— '’J^Pes X [ o ( 0 ~ ^^ E5hQ(^)]x ‘ç(O xsin(co£gr)
3-16
o3£5 is the E5 carrier frequency, 5(/), is a 15.345MHz sine square wave sub-carrier, 
?(/) is a 15.345MHz cosine square wave sub-carrier, fl£5«/(0, aESagU), aEShiit), 
aEShgit), are the tiered code spreading sequences for the E5 band. dESaiO and dsshit) 
are bi phase navigational data signals for the respective signals. The power spectral 
density of the Galileo E5 band is shown in Figure 3-14 [Rebeyrol et al 2005].
-7 0 Carrier frequency = 1191 .79 5  fVIHz
-7 5
1æ2
'7,
^  A ltB O C s(fP )-8 5
-8 0
SI -9 0
I
-9 5
-100 -4 0 -20 0 20 40
rp
Frequency offset from  carrier (M H z)
Figure 3-14, Power spectral density of the Galileo E5 band (IW signal power)
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The predicted received power levels of the Galileo signals are shown in Table 3-5.
Table 3-5, Received power levels of Galileo signals [ESA and GJU 2006]
E lB EIC E6B E6C ESa
(I)
E5a E5b
(Q) (I)
E5b
(Q)
Satellite TX 
power, 
[frl
15.66 dB 15.85 dB 15.24 dB
TX Antenna gain,
[Gjx]
(max pointing 
error 14.3°)
13.4 dB 13.4 dB 13.4 dB
Required SV EIRP 
=[Py] + [Gyy]
29.06 dBW 29.25 dBW 28.64 dBW
Atmospheric
losses,
[LJ
0.5 dB 0.5 dB 0.5 dB
Propagation loss, 
(R = 25236km)
185.56 dB 183.75 dB 183.14
Receiving antenna 
gain,
[G«.y]
OdB OdB OdB
Minimum received 
power
= [Pr]+lG„]-U,J
-157 dBW 155 dBW -155 dBW
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4 PSK and BOC signals
In this chapter, the advantages and disadvantages of BOC signals are discussed and 
comparison is made with PSK systems. Also, theoretical equations for timing jitter 
are given for both PSK and BOC systems, and ar e used in subsequent chapters to 
evaluate receiver performances. The effect of BOC modulation on the signal 
spectrum, receiver timing jitter and multipath performance are considered and 
compared to equivalent PSK modulations.
Binary Offset Carrier (BOC) modulation is ideally a square wave sub-carrier 
modulation of a PRN sequence. Its effect is that the signal is amplitude modulated, 
with its power spectrum shifted away from the carrier frequency in upper and lower 
sidebands with a null at the centre frequency. The null is the primaiy benefit of BOC 
modulation, allowing frequency re-use along with current PSK signals. In addition, 
BOC modulation claims greater resistance to short-range multipath and a small 
advantage in code tracking accuracy. However, these advantages come at a price, 
namely the difficulties in acquiring and tracking signals with a sub-carrier 
modulation.
4.1 Signal spectra and bandwidth
In order to perform a fair comparison between BOC and PSK systems it is necessary 
to identify a number of different definitions of bandwidth. The Nyquist bandwidth 
embodies the minimum spectral bandwidth into which a PSK transmission can be 
compressed. For PSK transmissions this bandwidth is identical to the chipping rate 
and so we define a processing rate, which for PSK transmissions is also equal to the 
chipping rate.
The effect of BOC modulation is the creation of upper and lower sidebands of the 
signal, which effectively doubles the Nyquist bandwidth to twice the chip rate. We 
define the processing rate for a BOC signal as the sub-chip rate which is the same as 
twice the sub-carrier frequency. Both the Nyquist bandwidth and processing rate are 
inherent to a given signal and are independent of the signal's spectral shape. The
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front-end bandwidth of a GNSS receiver must be equal to or greater than both the 
Nyquist bandwidth and the processing rate. The different definitions of bandwidth 
are depicted in Figure 4-1. These notions of bandwidth are used in Section 4.4 and 
Section 4.5 of this chapter to provide a fair basis of comparison between PSK and 
BOC signals.
Nyquist
bandwidthP(f)
N yquist bandw idth =  2fc
Processing rate =  2 /j-
f c  - fs f c  +fs
'H(f) Front-end bandw idth
Figure 4-1, PSK and BOC bandwidth dehnitions
The phasing of the BOC sub-carrier to the code has an effect on the spectral shape of 
the signal. The most noticeable effect is on the secondary lobes of the BOC 
transmission. Cosine sub-carrier phasing has the effect of pushing more spectral 
energy into the secondary lobes further away from the centre frequency compared to 
sine sub-carrier phasing. The choice of sub-carrier phasing is dependent on number 
and location of the signals within a given bandwidth. BOC signals with high-rate 
sub-carriers are generally selected to have cosine phasing to reduce spectral overlap 
and hence interference with signals transmitted within the BOC null. For example, in 
the LI band the Galileo B0C(15, 2.5) signal has cosine phasing to reduce the
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interference with the GPS BOC(10, 5) M code signal. The effect of sub-carrier 
phasing on the signals spectral shape is shown in Figure 4-2 with a BOC(10, 5) 
modulation.
-  70.647,
7  BOCs(tP)
_  B O C c(fP)
-  100
Frequency offset fro m  carrier (M H z)
 B O C (10 ,5) sine sub-carrier
 BO C( 10,5) cosine sub-carrier
Figure 4-2, Power spectral density of a BOC(10, 5) signal with sine and cosine sub-carriers
A common measure of the amount of signal degradation incurred from interference 
between two signals in a receiver channel is given by their spectral separation 
coefficient. Envisioning the receiver as a matched filter process (see Figure 4-3), the 
spectral separation coefficient defines the signal degradation due to the interference 
on the desired ‘matched’ signal.
white
r ( / )
Ur)
inter- , R .
V
ference
B j
Figure 4-3, Matched filter equivalent to GNSS receiver
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A spectral separ ation coefficient between two signals in the notation of [Pratt and 
Owen 2003] and generalising to include effect of bandwidth limiting in the 
receiver and bandwidth limiting B j  in an interference transmitter is as follows.
4 -1
<ï>i(/) is a normalised power spectral density of the interfering signal and is the 
normalised power spectral density of the wanted signal where
^ s i f ) =  \ f \ < B R / 2  4-2
jGs(/)d/
- S r /2
= 0 | / | & B r / 2
| / |<  87-/2 4-3
fC i( /)d f
- B j / 2
= 0 | / | > g r / 2
and
One can also define a ‘separation coefficient’ of a signal with itself
4-00
^SS -
4-4
In [Pratt and Owen 2003] it is shown that the separation coefficient can be par titioned 
into partial spectral separation coefficients as follows.
*•«=  [■ f , ( / ) x $ , ( / ) r f /  4-5
/s/i /s/i
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j '2 is a partitioning frequency. Partial coefficients allow the contribution to the signal 
degradation to be quantified for different parts of the interference source. Therefore, 
the contribution to signal degradation of the main lobes of the interfering signal can 
be separated from the contribution by the side-lobes. The partial coefficient 
frequency range is adjusted by setting/2. Thus, spectral separation coefficients 
provide a method for selecting the optimum combination of GNSS signals in a given 
bandwidth and enable evaluation of sub-canier phasing choices.
BOC modulation therefore can provide a more efficient use of an allotted bandwidth 
and the BOC SubcaiTier phasing can be used to minimise interference between signals 
and systems.
4.2 Correlation functions
A BOC signal is created through modulation of a PRN sequence, a(t) by a square 
wave sub-carrier, s(t) represented as follows.
4-6
The periodic autocoiTelation of a BOC modulated signal can be written as
1W  (t ) = -------  jK O K t  +
where N  is the PRN code length in chips and Tc is the chip period.
The autocorrelation envelopes of BOC signals produce sets of triangle functions with 
positive and negative peaks. The autocorrelations of a BOC(10, 5) signal with no 
filtering and a front-end bandwidth of 24MHz respectively are shown in Figure 4-4 
(derived from a Matlab Simulink simulation).
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Figure 4-4, Autocorrelations of BOC(10, 5) signals: a) unfiltered b) 24MHz bandwidth
Conventional GNSS receivers subtract the difference of correlations by replica signals 
advanced (‘early’) and retarded ( ‘late’) in time to form a code discriminator curve 
(Figure 4-5). This discriminator gives the receiver code loop an error signal, required 
to steer the loop toward the correct correlation between the incoming signal and 
locally generated (‘prompt’) replica. The PSK discriminator has only one stable code 
loop state, one ‘zero crossing’.
— Late
— Prompt~^Earty0,8
0 6
“ 0 4
0 2
-0.5
Time Delay (Chips)
0 0 5
Eariy - Late spacing  = 1 Chip
iO.5
-0.5 _  0 _  0.5 Time Delay (Chips) 1.5
a) b)
Figure 4-5, a) Autocorrelations of time delayed early, prompt and late PSK signals b) PSK
discriminator curve
The multiple correlation peaks of BOC modulated signals result in several stable code 
loop states where only the central peak represents the correct correlation between the 
incoming signal and locally generated replica (Figure 4-6). This introduces an 
ambiguity in the receiver’s code tracking loop, which can potentially lock to an
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incorrect peak causing a large ranging error. This effect has been referred to as 'BOC 
tracking ambiguity’ or 'false-lock points’ [Bello and Fante 2005]. The ambiguity is 
exacerbated by band-limiting the signal, which increases the ratio of the largest 
incorrect peak to the correct peak, resulting in a greater probability of false tracking.
Ctxle e m ir  (sub-chips) Ccxle em ir  (sub-chips)
a) b)
Figure 4-6, BOC discriminator curves a) B O C ( 2 x f c , f c )  b) BO C(6x/c,/c)
There are numerous techniques proposed in the literature for unambiguous tracking of 
BOC signals, each with varying degrees of ambiguity resolution and each with unique 
implications on receiver performance and complexity. The techniques proposed in 
the literature are detailed in Section 5.4. A novel BOC tracking technique developed 
during this research provides the best current solution to this problem and is described 
in detail in Chapter 6.
The phasing of the BOC sub-carrier also has an effect on correlation function and 
therefore, the code tracking accuracy of the receiver. Providing the receiver front-end 
bandwidth is large enough to support it, the correlation function of a BOC signal with 
cosine sub-carrier becomes markedly sharper than the equivalent sine sub-carrier 
correlation. Figure 4-7 shows BOC correlation functions with sine and cosine sub­
carrier phasing.
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R.OO)
Code error (sub-chips)
a)
Code error (sub-chips)
b)
Figure 4-7, BOC correlation functions with different sub-carrier phasing 
a) EOC(fc,fc)  b) BOC(2x/c,/r)
The sharpening of the correlation has a follow-on effect on the discriminator curve as 
shown in Figure 4-8 with no filtering. For a given correlation signal to noise the 
r.m.s. timing jitter is inversely proportional to the slope of the discriminator curve at 
the zero crossing. Therefore, cosine BOC modulation can provide better noise 
performance than sine BOC, but only for low ratios of sub-carrier to code ratio. This 
is bought at the expense of widening the effective bandwidth of the signal (see Figure 
4-2), which is shown in [Ries et al 2003] to increase correlation losses for narrowband 
receivers, effectively cancelling any benefit. For wideband receivers the benefit of 
cosine BOC tends to zero with increasing sub-carrier to code ratios. Expressions for 
sine and cosine BOC timing accuracy are given and the relative benefits of each 
quantified in Section 4.4 of this chapter.
t  AHKR.O.O)
C'odo error (sub-chips)
a)
C ode error (sub-cblps)
b)
Figure 4-8, BOC discriminator curves witb different sub-carrier phasing 
a) BOCifc fc )  b) BOC(2x/c,/c)
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4.3 Theoretical timing measurement of PSK modulated signals
A number of different approaches can be adopted to estimate the precision with which 
a GNSS receiver can calculate the time of arrival of the GNSS signals. The Cramér- 
Rao lower bound is commonly used to describe the theoretical performance limit of a 
time of arrival estimator. Defining a code loop bandwidth, , carrier power C and 
noise density No, the Cramér-Rao lower bound states the variance of the code tracking 
eiTor can be written as follows [Betz and Kolodziejski 2000].
y 2  _________ & _________  4-8
(2KŸ—  \ p s { f ) d f
-p^!2
is the receiver front-end bandwidth, Sif) is the normalised power spectral density 
of the GNSS signal and the square root of the integral is known as the r.m.s. or Gabor 
bandwidth.
Therefore, substituting from Equation 3-7 the code tracking jitter of a PSK signal 
normalised to its chip width Tc, can be written as
^cR - ^CRV y
B ,  4-9
(2;r)-— ry \ f s m c \ ! f r c W
^ 0  -p,H
fo r  b > 1
2 6 - ^
where b = is the normalised receiver front-end bandwidth.
The theory given by Cramér-Rao is only a lower bound and stiictly applies only in the 
limit of an infinite signal to noise. Therefore, a more robust analysis is required for
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true approximation of timing jitter across various noise levels [Betz and Kolodziejski 
2000].
Precise understanding of the potential timing accuracy of GNSS systems can be 
achieved using a simple equivalent filter model of the GNSS receiver. Timing 
recovery in a GNSS navigation system can be reduced down to the problem of 
locating a pulse in the presence of additive noise. Here we show how this approach 
can be used to produce models of timing accuracy equivalent to those derived using 
complex loop analysis.
Dr MS Hodgart suggested simplifying the problem by assuming carrier demodulation 
and considering a single channel base-band model. The simplified base-band PSK 
received signal can be written as follows.
XpsK{t) =  A x r \ { t - T )  +  n{t)  4_10
The ‘ I [’symbol represents a pulse equivalent to one chip of the PRN code sequence 
with unknown time delay of x. n(f) is additive noise assumed to be white and 
Gaussian.
We model the receiver timing recovery by an ideally rectangular matched filter and a 
delay line subtractor as shown in Figure 4-9. The output of the delay line subtractor 
can be written as follows.
z(r) = A x y ^  (r-'r)+vv(r) 4-ii
The ‘v^’ symbol is equivalent to the coherent (assuming perfect carrier demodulation) 
discriminator created by the subtraction of eai'ly and late signals in a GNSS receiver
(see Figure 4-5). The time delay To is equivalent to the spacing in time between the
early and late signals, limited to 0 < 7 ^  ^ 7 ^ .
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) = Ax n  (f -  t) + n(t) y(t)= A x A(r -  t ) + v(r )
Filter X+
Delay
n(t)
Figure 4-9, Timing recovery model of PSK GNSS receiver
T he linear zero  crossing  o f  the d iscrim inato r chai’acteristic  represen ts the correct 
tim ing  o f  the received  pulse. A dditive  noise bounded  w ith in  the track ing  range o f  the 
d iscrim inato r ( ± T d I 2 )  converts d irectly  to a tim ing  error.
F igure 4-10  show s represen tations o f the  function  realised  by the tim ing  recovery  
m odel.
W = ^  X n  (r -  t)+ «(?)
Tc A
y(r) = A x A { t- i : )+ v ( t)
Aiï.
Td
Figure 4-10, Representations of the PSK timing model functions
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A  noise sample w, can be converted to a timing error as
£ = ^  4 -1 2dz.dt
where is the slope of the discriminator characteristic at the zero
Tc
crossing. The mean square timing jitter is then
\ / [ d z / X ^ /  d t’
The mean square noise output from the filter is
2 
T n
where T] is the one sided white noise density. Now substituting into Equation 4-13 
we have the mean square jitter on a single pulse
E " = - x - ^  4 -1 54 A y
A
In practical systems the noise is reduced by averaging a great number of pulses over 
integration time T. We define an averaging loop with loop bandwidth 5^ = l / ( 2 x r ) , 
input earner power C and input noise density N q, The mean square timing jitter for 
PSK normalised to the chip width can then be written as
(^ PSK~ =
4 -1 6V^PSK
K Tc j 2 xC/N g
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where is the normalised early-late discriminator spacing width. This
equation corresponds to the standard equation for timing jitter for coherent early 
minus late discriminators given in [Parkinson and Spilker 1996] and [Ries et al 2002].
In [Betz and Kolodziejski 2000] extensive analysis of GPS code tracking accuracy, 
which has been widely accepted by the scientific community is given covering any 
degree of band-limiting of the signal. PSK receivers are categorised into three distinct 
groups, those who are limited by the receiver’s early-late spacing {spacing limited), 
those who are limited by the receiver’s front-end bandwidth, {bandwidth limited) and 
those who are in transition between {transition). Figure 4-11 shows the three groups 
as a function of normalised receiver front-end bandwidth and early-late spacing.
0,9
Spacing-Limited
5  0.5
0.3 Transition
0 2
0,1
Norm alised front end bandwidth, b
Figure 4-11, PSK receiver groups
The analysis of coherent early-late discriminator produced the following timing jitter 
equations for the three groups.
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(^ PSK =
xA  
2 X C/No 
B l .
2xC/N„
B,
1  + ^  & TT-l A ----6
2 X C / N o '
/o r  K < A x b  
(spacing limited) 
fo r  l< A x b  < 
(transition) 
fo r  A x b  < I 
(bandwidth limited)
4 -1 7
Equation 4-17 is equivalent to the timing analysis given here for the spacing limited 
group which is true for A x b > 7 t .  Note also that for bandwidth limited receivers 
Equation 4-17 corresponds to the timing jitter predicted by the Cramér-Rao lower 
bound in Equation 4-9. This indicates that there is no benefit to reducing the early- 
late spacing beyond the reciprocal of the front-end bandwidth.
4.4 Theoretical timing measurement of BOC modulated signals
The theoretical timing accuracy of a BOC GNSS system can be evaluated in precisely 
the same manner as shown for PSK system in the previous section. Again the 
problem is reduced to the optimal location of a pulse in the presence of additive noise. 
We assume that the receiver is maintaining lock on the central peak of the BOC 
coiTelation, which corresponds to the correct timing location. The mean square 
timing jitter can then be evaluated by compaiison of the slope of the discriminator 
with the r.m.s. noise.
The slope of the sine sub-carrier BOC discriminator is 2 x  A TV y
the cosine sub-carrier BOC discriminator is 2 x  A
and the slope of 
as shown in Figure 4-12.
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Figure 4-12, Sine and cosine BOC(/'c,/c) discriminators with slope approximations
Appendix H shows the derivation of timing jitter for sine and cosine BOC modulated 
signals. Modelling the BOC timing recovery as a delay line subtractor we find the 
mean square timing jitter for sine BOC as follows.
2 x B ,
C/A^o 4 1 2 - / ™  V /  ‘c
7' y  \‘ s /
4 -18
Ts is the sub-chip width and To is a delay equivalent to the early-late discriminator 
spacing limited to 0 < 7^ < 7  ^ for sine BOC or 0 < 7]^  < ^  for cosine BOC.
The equivalent expression for cosine BOC is
2 x B , X
C / N „  4 | 2  + 's/
V / ^ r
4-19
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Table 4-1 shows the resulting timing jitter formulations with various sub-carrier to 
code ratios for sine and cosine BOC.
Table 4-1, Timing jitter of BOC signals
Signal Timing jitter Relative timing 
benefît of cosine 
sub-carrier
Sine Cosine
BOCifcfc) 1.66
BOC(1.5x/c,/c) 1.40
B O C ilxfcfc) 1.29
As shown in Table 4-1 there is only a small benefit in terms of timing jitter (2.2dB 
maximum) to cosine BOC and only for low ratios of sub-carrier to code rate. For 
high ratios Equation 4-18 and Equation 4-19 aie asymptotic to the following result.
B,
4xC /N o x T ^ x T .
4-20
It is common in the literature to normalise the mean square jitter to the chip width, 
normalising Equation 4—20 gives
BOC
'BOC
Tc
B, 4-21
A xC jN ^  tJ
_ ^L^BOC
4 / .
where ~ ^ d /^c  is the normalised early-late discriminator spacing,/s is the sub­
carrier frequency and /c  is the chipping rate. This equation corresponds to the 
equations derived for timing jitter for coherent early minus late BOC discriminators 
given in [Ries et al 2002]. However, we disagree with the authors about the 
implications of this result. Comparing Equation 4-21 to the standard PSK timing
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jitter (Equation 4-16) the authors claim that BOC modulation reduces the mean 
squai'e timing jitter by a factor of f^. when compared to PSK. This supposed
advantage depends on a normalisation to the chip width, which does not provide a fair 
basis for comparison. For example, this implies comparing PSK-R(l) with BOC 
signals such as B0C(1,1), B0C(2,1) and B0C(6,1). Clearly these signals have vastly 
different bandwidth requirements and this is not a like-for-like comparison. The 
timing jitter must be evaluated in absolute terms to provide a fair comparison between 
BOC and PSK in an available bandwidth. The PSK and BOC timing jitter equations 
in absolute terms are as follows.
7 n .
^BOC -  , r - /
The processing rate of a GNSS signal provides a fair basis of comparison. PSK and 
BOC systems have the same processing rate if the chip width Tc, of the PSK signal is 
set equal to BOC sub-chip width Ts. Then from Equation 4-22 we can see that the 
theoretical timing advantage of BOC modulation reduces to a factor of 2 for equal 
early-late sepaiation. If we wish to compar e normalised quantities, we must 
normalise BOC signals with respect to the sub-chip width as follows.
*^BOC ^BOC 4XC/7V» 7]
_ ^  ^BOC
4 x Q
Comparing Equation 4-23 with the equivalent normalised PSK jitter given in 
Equation 4-16 results in a factor of improvement for BOC modulated signals. BOC 
modulation therefore provides a small timing advantage (3dB maximum) over 
equivalent PSK systems on this basis of comparison.
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4.5 PSK and BOC multipath analysis
The simplest and most common way [Ii'sigler et al 2004] of evaluating the timing 
location error induced by the presence of multipath is to consider the effect of a single 
interfering multipath signal with vaiious relative time delays. The multipath signal 
has the effect of shifting the code or carrier discriminator’s zero crossing away from 
the correct timing location, this is depicted in Figure 4-13. The error induced by the 
presence of the multipath signal is then calculated from difference in the timing of the 
new zero-crossing from the correction timing location. This provides only a worse 
case analysis of error due to multipath but does provide an adequate performance 
measure with which we can compare PSK and BOC signals.
true time location
A / 2
multipath time location
composite discriminator 
time location
Figure 4-13, Depiction of discriminator error induced by the presence of multipath
The relative amplitude of the multipath interférer is defined by the coefficient of 
reflection, a. In all analysis presented here we assumed the maximum relative 
amplitude of multipath signal to be half amplitude (a = 0.5). A multipath error
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envelope can then computed over various multipath time delays. The multipath error 
envelope for a PSK-R(l) modulation in shown in Figure 4-14 derived from Mathcad 
simulation (see Appendix B for details of the simulation). The carrier phase of the 
relative multipath is simulated at a worst-case of 0° and 180°. This results in the two 
sides of the multipath error envelope.
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Figure 4-14, Multipath error envelopes for wide PSK (7^ =  ) and narrow PSK (7^ = T ^ f 2 )
The multipath induced error only occurs across the range of the PSK discriminator 
characteristic (7^ + T ^ /2 ) . Reducing the early-late discriminator spacing restricts the
range over which the multipath signal can affect the discriminator. Also, the 
reduction in discriminator spacing flattens the discriminator, which limits the 
maximum error induced by the multipath. Therefore, narrow discriminator spacing 
can reduce timing jitter and multipath induced errors.
When considering PSK and BOC multipath performances it is common in the 
literature to make a comparison by setting equal chip widths [Irsigler et al 2004]. For 
example, comparing PSK-R(l) to B O C (l.l) as shown in Figure 4-15 for which we 
find agreement with the published results. However, this results in the suggestion that
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BOC modulation provides better multipath error performance over PSK. This is 
again not a fair basis for comparison, for exactly the same reason as given for the 
timing jitter performance, clearly the processing rate of BOC( 1,1) is twice that of 
PSK-R(l).
80T
80  B O C (l.l)
 P S K -R (l)
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A ,549.853,
Relative multipath delay (m)
Figure 4-15, Multipath error envelopes of PSK-R(l) and B O C (l,l) signals
In contrast, a fair comparison between PSK and BOC can be made by setting equal 
discriminator spacings and equal processing rates. A comparison between PSK-R(2) 
and B O C (l,l) provides a fair comparison with both discriminator spacings equal to 
the sub-chip width The multipath error envelopes are shown
in Figure 4-16. A clearer view of the relative performance of the two modulations can 
be seen by the examining the running average error across the dataset, as shown in 
Figure 4-17. It can be seen that on a like-for-like basis BOC modulation outperforms 
PSK for short-range multipath delays. The lines intersect indicating equal
iPSK)\
performance over the range of the PSK discriminator . However,
across the entire range of delays PSK has a 14.7% lower average multipath error than
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the equivalent BOC modulation. The degradation of BOC performance at long-range 
multipath delays is due to the secondary peaks in the BOC correlation.
 B O C (I.I)
 PSK-R(2)
L ength  := 30 Relative multipath delay (tit)
Figure 4-16, Multipath error envelopes for PSK-R(2) and B O C (l,l) signals 
{Tn=T, (BOC) _ rp ( P S K ) \-  h  )
u  RunA vrt MAG_P.SK )
1000 200 400 300
Relative multipath delay (m)
Figure 4-17, Running average multipath error of PSK-R(2) and B O C (l,l) signals
Doubling the processing rate we compare PSK-R(4) with BOC(2,l) modulation as 
shown in Figure 4-18 and Figure 4-19. Again BOC modulation outperforms PSK at 
short range multipath and the performances converge at the width of the PSK 
discriminator. However, the additional secondary peaks in the BOC correlation
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degrade the overall performance such that the average PSK error is now 39.6% lower 
than the equivalent BOC error.
 B O C ( 2 . l )
 P S K -R (4 )
êII
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3S
R elative m ultipath delay (m)
Figure 4-18, Multipath error envelopes for PSK-R(4) and BOC(2,l) signals {T^ = T ^ )
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Figure 4-19, Running average multipath error of PSK-R(4) and BOC(2,l) signals (T^ =  7  ^)
The carrier phase error induced by multipath signals is closely related to the signal’s 
fundamental correlation function (see Section 5.2 for a illustrative examples). 
Therefore, the multipath induced error envelope follows the envelope of correlation 
function, as shown in Figure 4-20 for PSK-R(4) and BOC(2,l). The running average 
carrier phase error is shown in Figure 4-21. BOC outperforms PSK at multipath
71
PSK and BOC signals
delays less than the PSK chip width where the multipath performance converges. 
Despite this, across all multipath delays the PSK signal significantly outperforms the 
equivalent BOC signal (63% improvement).
Ü.Ü05-ES
Sÿ OPSK
100 150•S.I
-0.01-
Relalive multipath delay (m)
Figure 4-20, Multipath induced carrier phase error envelopes for PSK-R(4) and BOC(2,l) signals
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Figure 4-21, Running average carrier phase multipath error of PSK-R(4) and BOC(2,l) signals
Long range multipath is generally easier to distinguish and mitigate, therefore BOC 
modulation potentially offers better performance than PSK for complex multipath 
mitigating receivers. However, for receivers which either do not attempt to correct
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for multipath errors or rely on coiTelator techniques such as narrow discriminator 
spacing, BOC can be considerably worse than the equivalent PSK system.
To summarise the discussion given in this chapter we consider the advantages and 
disadvantages of BOC modulation. The advantages of implementing a GNSS system 
with BOC modulation rather than the conventional PSK modulation are as follows.
>  Spectral separation -  BOC modulation provides a method of re-using 
frequency allocations in a bandwidth efficient way. This can provide spectral 
separation between signals within the same bandwidth allocation and therefore 
reduce the amount of interference between the signals. The spectral separation 
also enables filters to be employed to isolate individual signals.
>  Interference regulation -  BOC sub-carrier phasing can be adjusted to regulate 
the amount of interference with neighbouring signals.
>  Reduced timing jitter -  BOC modulation results in a small improvement (3dB 
maximum) to the code timing jitter in the presence Gaussian noise over the 
equivalent PSK system.
>  Increased resilience to short-range multipath -  The BOC conelation function 
results in a small reduction in multipath induced code and carrier phase eiTors 
in the presence of short-range multipath.
The disadvantages of implementing a GNSS system with BOC modulation rather than 
the conventional PSK modulation aie as follows.
> False locking points -  The secondary peaks in the BOC conelation envelope 
result in multiple zero crossings across the discriminator characteristic, only 
one of which corresponds to the correct timing location. It is then possible for 
the receiver to be in a stable lock at a false zero crossing causing a gross error 
in the receivers timing location. This research has developed a new solution 
which we believe to be superior to any currently proposed in the literature. 
This issue is analysed in depth in Section 5.4 and Chapter 6.
>  Complicating the search process -  The nulls in the BOC conelation envelope 
complicate search process requiring additional receiver technology to achieve 
equivalent PSK performance. This issue is analysed in depth in Section 5.3.
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> Poor long-range code and cai'rier multipath performance -  Compar ed on a 
like-for-like basis PSK would seem to significantly outperforms BOC in the 
presence of long-range relative multipath delays.
In this chapter we have focused purely on the technical considerations, which must be 
addressed when choosing a specific GNSS signal modulation. Clearly, the choice of 
future GNSS signals is also driven both politically and programmatically.
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This chapter describes in detail the process of acquiring and tracking various types of 
GNSS signals. Detailed comparisons are drawn between different techniques and 
algorithms for both PSK and BOC receivers considering both performance measures 
and the relative hardware impact. The theory described here is incorporated into the 
receiver designs given in Chapters 8 and 10. This chapter begins by describing the 
techniques currently employed to locate and acquire PSK signals, followed by a 
review of the established tracking techniques for PSK signals. A summary of the 
more recent theory required for acquiring and tracking BOC signals is given with 
comparisons of the various techniques. This chapter outlines the problems facing 
receiver designers using conventional techniques for tracking BOC signals and details 
the cuiTcnt progress in addressing these problems.
A generic block diagram for a GNSS receiver is shown in Figure 5-1. Although there 
are a number of changes required to receive new generation GNSS signals, the 
generic functions of the receiver are still valid.
Galileo /  G P S  signals
Position,
Velocity,
Time.
LNA
M emory
RF front end  
(down-conversior>. 
ADC and AGO)
Correlator 
(carrier and  c o d e  
tracldng loops)
P ro c e sso r  
(dem odulation of 
navigation data, 
p se u d o ra n g e  and  
d o p p ler m easu rem en t
Figure 5-1, GNSS receiver block diagram.
GNSS signals are received through the use of a right-hand circularly polaiised 
(RHCP) antenna and amplified using a low-noise amplifier (LNA), which essentially 
determines the receiver’s noise figure. The radio frequency (RF) signals are down-
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converted, typically in a number of stages, to an intermediate frequency (IF), 
sufficiently high in frequency to support the signal bandwidth.
The signal is then digitised by an analogue to digital converter (ADC), with automatic 
gain control (AGC) and the digital IF is then passed to the receiver’s correlator 
channels. Here, the earner signal and code sequence are removed from the signal by 
correlating the received signal with locally generated replicas. The processor then 
extracts the raw navigational data by monitoring the changes in phase angle. This 
data can be used in combination with phase information derived from the carrier and 
code tracking loops to form pseudorange and Doppler estimates, ultimately resulting 
in position, velocity and time information for the user.
5.1 Searching for PSK signals
Before GNSS signals can be used to solve for the receiver’s position the signals must 
be found. The signals aiTiving at the receiver have an associated delay due to the 
distance between transmitter and receiver but have also been shifted in frequency. 
Therefore, the receiver must search in both frequency and delay (time) domains.
Assuming signal conditioning and down-conversion to a suitable IF we can model the 
received PSK signal as follows.
Upsfc{t)~ A x cos(ty/ + ^ ) x a ( t - T ) x d  5.I
A  is the amplitude of the signal, CDq is the centre frequency of the IF signal, a{t) is the 
PRN code sequence and d is the navigational data value having possible values of + 1 
and -1. T is the time delay of the code and 0 is a general phase shift implicitly 
allowing for time variation in phase as follows.
(j) = -COqT + ^0 5.2
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is an unrelated phase shift from the uncharacterised path from transmitter to
receiver. Allowing a time varying delay, di/df accounts for the Doppler shift d(j)/d? on 
the incoming signal.
Additive noise and interfering signals are not present in this representation to simplify 
the following illustrations. The aim of a PSK receiver is to estimate the delay, t  and 
demodulate the incoming navigational data. This is accomplished using estimating 
correlators and feedback (a digital phase locked loop). The receiver produces replica 
in-phase and quadrature carrier signals with trial phase (j), which are mixed with the 
incoming signal. Subsequently, the signal is mixed with replica in-phase and 
orthogonal PRN codes with trial time delay x. The orthogonal code sequence is 
defined as the difference between 'early’ and 'la te’ time shifts of the code sequence, 
written as follows.
Tt - f + ^  2 a\ t - T - -
T,DC 5-3
Tdc is the total separation between the early and late replica waveforms, bounded by 
7)3^  ^  • Multiplication of the incoming signal by carrier and code replicas results in
four coiTelation results denoted Wu, wqj, Wiq and wqq shown in Figure 5-2. The first 
subscript denotes mixing with an in-phase (/) or quadrature (Q) canier replica, the 
second subscript denotes mixing with in-phase or quadrature (orthogonal) code 
replica.
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a { t - T )
a i t  — t )
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W i q
W q q
W q i
Figure 5-2, PSK correlator structure
As suggested by Dr Hodgait the resulting correlations can be written compactly using 
a four element matrix as follows.
W  =
'''^ QQy
IV  , cos/ 5-4dt
Where T  is the integration or averaging time. Combining the input signal iipsKit) and 
the receiver trial estimates the result can be converted to
W  = W„ Vt/jQ dr
5-5
where
v(0 = Xo(f)
cos / ,= . \ m - ^ ] x a { t - z ) x d  sm
5-6
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The result of the integrals in Equation 5-5 can be written as follows.
„ = A x c o s (^ -^ )x A (f- r )x < 7  
= Axcos((Zi-^^)x \A ( f -r )x ( /  
~ Axsin((^-(^)xA(f-r)x(/
=  A x s i n ( ( Z i - ^ ) x  ( f - T ) x d
IQ
01
5-7
The ‘ ’ represents the code tracking discriminator error signal, this is described
fully in the Section 5.2 of this chapter. The symbol ‘A’represents the ideal PSK 
correlation function, which can be written
A ( f - r )  = «
\ T - T \ 5-8
O th erw ise
~  —  j a ( t  -  r ) a { t  -  f ) d t
The A( ) function approximates the (almost) triangular correlation function of PSK 
PRN codes, ignoring cross correlation errors. This function peaks on x x , with 
total width we define as 2x7c. This can be seen by inspecting the result h'//derived 
from Mathcad simulation and shown in Figure 5-3.
Phuse error (rads) 1
■0-5 C o d e  e r ro r  (ch ip s)
Code error (chips)
Figure 5-3, Correlation profile of Wn against code error (chips) and phase error (radians)
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For PSK signals the result of wn is a single correlation peak, however the correlation 
still has a phase dependency and may be inverted with the sign of the navigational 
data. At start-up the GNSS receiver must search for each signal with no knowledge of 
the phase of the received carrier. Phase independency for the PSK search correlation 
is achieved by adding the square of the uv/ correlation combined with the square of 
the quadrature wg/ correlation. This forms an unambiguous peak for the search 
process, which is independent of phase error and the sign of the navigational data 
(//- = l).
vvSPSK — Wjf + vVy, — 2A*'A“(f  —r) 5-9
The correlation profile of wspsk is shown against code error and carrier phase error in 
Figure 5-4. It can be seen that the search correlation is independent of carrier phase 
error.
Phase error (rads) I
-0.5 Code error (chips)
Figure 5-4, PSK search correlation Wspsk
The search is a 2 dimensional process, locating the signal in time (code delay) and 
frequency. Traditionally, a serial search technique is used, holding a steady frequency 
while shifting through all possible code offsets, before moving to the next possible 
frequency (Figure 5-5). The frequency range the receiver is required to search across 
is strongly dependant on the dynamic environment the receiver is to operate in and the 
quality of the receiver clock. For a typical terrestrial receiver the frequency search
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range can be up to ±10 kHz, however for space receivers the range can expand up to 
±50 kHz [Unwin 1995].
Frequency bins 
A / « 500 Hz
fo + 3 A /  
/Ô + 2A/ 
/Ô+A/ 
f c
/Ô- Af
fo-2Af
f o - W
:o
V.
Signal
0.5 chips
Code delay bins 
Figure 5-5, Serial GNSS signal search
Frequency is typically seaiched in bins of 500 Hz (for T = 1ms). The normalised 
coiTelation gain Gp with frequency eiTor A/ is given by [Mitel 1996]
_  sin(;rx  A /x T ) 
{t t x A / x T )
5-10
where T  is the integration period. The correlation gain is shown in Figure 5-6 for an 
integration time of 1msec. The minimum correlation gain for frequency bins of 
500Hz is -4dB. Extending the integration period allows detection of weaker signals. 
However, the frequency bins are narrowed resulting in longer seaich times and 
potentially reductions in coiTelation gain due to changes in the Doppler during the 
correlation time.
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Figure 5-6, Correlation power loss with frequency offset
The code is typically searched in V2 chip bins. Within the correlation interval 
(f  -  r  < ±7^) the normalised correlation power Gr, with code delay error, f  - t  is 
given by
5-11
For Vi chip code bins the minimum correlation gain is -6dB, Narrower code and 
carrier bin width will result in more reliable signal detection. However, the search 
time will increase because there are now more bins to search through.
The serial search technique is inherently slow and may take a number of minutes to 
detect signal presence reliably. Modern receivers use search techniques based on Fast 
Fourier Transforms (FFT), which can detect the signal presence within a matter of 
milliseconds [Van Nee and Coenen 1991]. The basic principle of FFT signal 
detection is shown in Figure 5-7, first presented in [Kilvington 1986]. The received 
signal is mixed into real (in-phase) and imaginary (quadrature) components and its 
Fourier transform computed. The result is then conjugate multiplied by the Fourier 
transform of the code sequence. Multiplication of signals in the frequency domain is 
equivalent to correlating signals in the time domain. Therefore, the correlation across 
all code offsets can be computed by taking the inverse Fourier transform.
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ADC
sin(ûJ„0
c o s < û ; , , / )
FFT
X ----w ADC FFTV
/  r w i  / A{t -  t )  /IFFT
A ’ (ûj)
a{t)
Figure 5-7, FFT signal detection principle
Figure 5-8 shows the FFT detection of a GPS C/A code signal. The result of a single 
FFT detection can deliver the equivalent to an entire serial search in a matter of 
milliseconds. It is shown in [Van Nee and Coenen 1991] that FFT detection can be 
up to 2000 times faster than the equivalent serial search technique. However, 
performing FFT detection in the receiver hardware imposes large processing overhead 
and often requires a dedicated FFT unit in the receiver design. More discussion of 
FFT detection for future GNSS signals is given in Chapter 10.
200
5  150
& 100 Ü 50
1000
Frequency offset (kHz) 10 0 Code delay (chips) 
Figure 5-8, FFT of GPS C/A code signal
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Whether using a serial search technique or FFT detection the coiTelation profile of the 
PSK signal is a single peak as given by Equation 5-9. A detection threshold must be 
set within the receiver software above which signal presence is declared. This may be 
based on a single search result, 'single dwelV or multiple seaich results, 'multiple 
dwells'. Taking multiple dwells cleaiiy increases the reliability of detection but also 
lengthens the signal search time. Raising the detection threshold reduces the risk of 
false alarm but also reduces the probability detecting the signal. The choice of 
detection threshold is strongly dependent on the receiver’s operating environment and 
application.
5.2 Tracking PSK signals
To achieve a reasonable estimate of the time delay of the received signal a PSK 
GNSS receiver must implement a carrier loop to maintain lock on the Aequency and / 
or phase of the incoming carrier wave. Simultaneously, a code loop must also 
maintain lock on the PRN code sequence present in the received signal. This can only
be achieved by adjusting the canier phase estimate, ^  and the code phase estimate, f  
to track the incoming (j> .and r  respectively.
For the carrier loop a Frequency Locked Loop (FLL) or Phase Locked Loop (PLL) 
can be used from which we define an incoherent or coherent system respectively.
A FLL delivers more robust tracking in highly dynamical environments and in very 
weak signal conditions [Kaplan and Hegarty 2006]. However, in order to enable 
precise delta pseudorange, integrated Doppler measurements and canier phase 
positioning a GNSS receiver must track the phase of the incoming carrier. Hence, a 
coherent Phase Locked Loop (PLL) system is required.
The carrier phase error is commonly determined using a Costas decision-directed 
discriminator [Kaplan and Hegarty 2006] as follows.
=  Wqi X sgn(w„ ) «  A X sin(jZ> -  ^ ) x  sqc(ÿ> -  ^ ) x  A (f -  t )  5-12
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sqc( ) is a square wave cosine function, shown in Figure 5-9. Incorporating the sign 
correction by hard-limiting the wn correlation in the discriminator allows the PLL to 
function with no knowledge of the navigational data state.
sqc( )
-4Æ -2Æ 4 m
<r +1
( p - 0
------
Figure 5-9, Square wave cosine function
It can be seen that tends to zero as sin(^-(^) tends to zero, which occurs at integer
n multiples of ti radians as ^  ^  (j> nK , This 180° ambiguity is caused sign 
correction in the discriminator but can be resolved by inspection of the incoming 
navigational data. The discriminator characteristic is shown in Figure 5-10.
Phase e rro r (rads)
Phase error (rads) j
-0--*' Code error (chips)
Figure 5-10, Costas PLL discriminator characteristic
The decision-directed discriminator is dependant on amplitude A, a number of other 
PLL discriminators can also be used, each with different dependencies and
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computational loads. Table 5-1 shows the most commonly used PLL discriminators 
[Kaplan and Hegarty 2006], their error signals and dependencies.
Table 5-1, Costas PLL discriminators
Discriminator Error signal Dependency
Decision-corrected ^0 =  VPg;XSgn(vi^;,)
« A x s i n ( ( z ) - ( ^ ) x s q c ( ^ -  ^ ) x  A (f -  t )
Slope proportional 
to A
Dot product =  Wqj X Wy,
«  X s in  [2 X (^  -  <^)]x A^ ( f  -  t )
Slope proportional 
t o A “
Norm alised e  ^ =  WQjlWjj
«  ta n ( (^ - (^ )
Slope independent 
o f  amplitude
2 quadrant arc 
tangent
=  arctan (u /g ; /  w „  ) S lope independent 
o f  amplitude
The PLL is generally updated using a second order loop as follows.
5-13
is the integrated phase error and ki and k2 are loop gains which can be adjusted by 
the designer.
An incoherent system holds frequency lock by maintaining a constant or near constant 
phase difference across the coiTelation interval. The rate of change of carrier phase 
can be determined by comparing wu and vvq/with the coiTelation results from the next 
epoch W n  and w q / .  The frequency error can then be determined using the cross- 
product discriminator as follows.
^(0 =  ~  ^^'ii X X sin(A(? -  A(2))x A~(f -  t ) x  d x d ' 5-14
The phase difference and estimated phase difference between epochs is
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^tj) =  (f)' -  (p 5-15
As tends to zero, A ^ -A ^  tends to zero. This discriminator only gives a true 
frequency error when no data transitions have occurred. FLL discriminators only 
perform well when short integration periods are used to restrict the number of data 
transitions affecting the eiTor characteristic. Filtering of the discriminator output is 
also required to reduce the impact of the data transitions. It is common to use a 
second order loop to update the canier phase estimate by the frequency error as 
follows.
5-16
/() ^  /$> +
^ -f k, X -t- X
is the estimated phase error derived by the integrating frequency error , /c; and
k2 are loop gains which can be adjusted by the designer. The cross-product 
discriminator has a dependence on a number of other FLL discriminators can also 
be used, each with different dependencies and computational loads. Table 5-2 shows 
the most commonly used FLL discriminators, their error signals and dependencies.
Table 5-2, FLL discriminators
Discriminator Error signal Dependency
Cross-product
« A^  xsin(A^-A(Z>)x A"(f-'r)
Slope proportional 
to A^
4  quadrant arc 
tangent 
(cross-product)
= arctan 2 X w,
~ (a ^ — A^)
Slope independent 
o f  amplitude
4 quadrant arc 
tangent 
(decision- 
corrected)
= arctan 21( Wq, X sgn(w,y ) -  w], X sgn(vi^g/ ),' 
[ w „  x s g n ( w / / J - f  Wq, x s g n ( w g j  
«  (a<? -  A(^)
Slope independent 
o f  amplitude
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Common practice is for the PRN code sequence to be acquired and tracked using a 
Delay Locked Loop (DLL). This can be achieved when implementing either 
incoherent FLL or coherent PLL carrier tracking. However, different correlations and 
discriminators are required for each system. A common discriminator suitable for 
tracking with both coherent and incoherent systems is the dot-product discriminator, 
formed as follows.
é>r =  VV /. X  VV/, +  VV./ X  VV//// =  A' X  /  (f  -  r)x  A (f -  r) 5-17
The ‘ ’ symbol represents the code tracking error equivalent to subtracting separate
early and late correlations, written as follows.
T - T - - A T - T  + T  ^‘ DC 5-18
The dot-product discriminator characteristic is shown in Figure 5-11. It can be seen 
that this discriminator has no phase dependence and is therefore suitable for an 
incoherent system.
O.fir
0 4
-0.5 0.5
Cixle error (chips)
Phase error (rads) 0.5 Code error (chips)
Figure 5-11, Dot product discriminator characteristic
It is common to use a first order loop to update the code phase estimate. This is only 
made possible by the use of the Doppler aiding from the carrier tracking loop. The 
carrier loop is generally a second or third order loop, which accurately tracks the
88
Receiver theory
dynamics of the system. Therefore, the system dynamics can be effectively removed 
by applying the Doppler estimated by the canier loop to the DLL with sufficient 
scaling. The first order code loop update equation with carrier Doppler aiding can be 
written as follows.
î  = î  + k . x f  + k , x e . 5-19
kgj and are constants calculated to provide the necessary open loop conection of 
Doppler shift appropriately scaled down to the code rate and k^ is a loop gain which
can be adjusted by the designer. The dot-product discriminator is dependant on 
amplitude A^, a number of other DLL discriminators can also be used, each with 
different dependencies and computational loads. A number of discriminators used to 
remove the amplitude dependence require generation of signals individually 
multiplied by early and late replica code sequences as follows.
5-20
The resulting early and late coiTelations are written as
= A xcos(^ -  ^ ) x + -  r  I
« Axsin([Z)-^)xA[ f  4 - ^ ^ - TV 2
5-21
Table 5-3 shows the most commonly used DLL discriminators, their error signals and 
dependencies. The choice of discriminator must be made depending on the 
computational capability of the receiver and the signal environments in which it will 
operate. Removing the sensitivity of the receiver to signal amplitude provides the 
most robust solution but maximises the microprocessor loading.
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Table 5-3, DLL discriminators
Discriminator Error signal Dependency
Coherent
Dot product
» A^xcos^((Z>-(^)x y ^ ( f -T )x A (f -T )
Slope
proportional
to
Decision-directed C, = VV/.XSgll(vV//)
A x COS
Slope  
proportional 
to A
Incoherent
D ot product e ^ = W i Q X w , , + W Q j ^ W Q Q
«  A  ^X (f  -  t) X A (f -  t )
Slope
proportional
to A^
Decision-directed = W//Q X sgn {wj, ) +  Wgg X sgn )
Ax|cos(<zi-(^)| +  |sin((Z)-^]])x y ^ ( f - r )
Slope  
proportional 
to A
Power
« A ^ X y ^  (t - t )
Slope
proportional
toA^
Norm alised
envelope =
^j^\E + ^QE +V^iL “ vv,QL
— T + A f  + T,DC - T
Slope  
independent o f  
amplitude
Although listing discriminators may seem an exhaustive it is essential that receiver 
designers account for incoming signal amplitude variation in the loop designs. These 
tables provide designers with essential information for providing robust tracking loop 
design. Equivalent tables are given for BOC signals tracking in Chapter 6. Appendix 
D shows practical examples of how these considerations can be critical to reliable 
receiver operation.
5.3 Searching for BOC signals
A BOC signal is a squaie wave sub-carrier modulation of the coding sequence and 
can be written
b{t) = a(r)xs{t ) 5-22
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where s{t) is the sub-canier, which can have any phasing relative to the code 
sequence, although sine and cosine are the most common. An integer or integer and a 
half number of cycles are allowed in each chip interval. The received BOC signal can 
be modelled as follows.
5-23
For simplicity we consider receiving only a single noiseless BOC signal with no other 
signal in phase quadrature. The BOC correlator ar chitecture when employing 
correlation techniques used for conventional PSK receivers is shown in Figure 5-12.
Wii
W [ Q
W q q
Figure 5-12, BOC correlator using conventional PSK architecture
The correlation results can be written compactly as
W  = Vt^I, W,Q dt
5-24
where the orthogonal BOC code sequence is defined as
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7k" 
2 /
5-25
The result of the integrals in Equation 5-24 can be written as follows.
Wj, « A x c o s (< z > - (^ )x  ^  ( f - ' r ) x û f  
vv,Q «  A X cos( z^) -  <?)x ^  ( f  -  t ) x  rf 
Wq, = Axsin(<z>-(^)x W  [ î -T)xd  
WQQ A x s in ( ^ Z ) - ( ^ ) x ^ ( f - T ) x J
5-26
The ‘W ’ symbol represents the multi-peaked BOC correlation function which can be 
written as
W  (f -  f )  = trc(f -  t ) x  A (t -  t ) 5-27
where the trc( ) function is a continuous triangular cosine waveform where 
trc (f - t ) —>±1 as f  f +  n x 7 ^ , shown in Figure 5-13.
- t; 27;
Figure 5-13, Triangular cosine function
T he sym bol represen ts the BOC d iscrim inato r function, equ ivalen t to 
sub tracting  separate early  and la te  coiTelations, w ritten  as follow s.
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5-28
The VV’// correlation for a BOC(2x/c,/c) modulated signal is shown in Figure 5-14. In 
order to locate the BOC signal the search process must remove the dependency on 
carrier phase error, this can be accomplished using the conventional PSK search 
correlation given in Equation 5-9. However, the multiple peaks and troughs of the 
BOC correlation function introduce nulls across the correlation interval, which reduce 
the probability of detection. For PSK Vi chip code search bins results in a minimum 
correlation gain of-6dB from the peak gain. For BOC system a minimum correlation 
gain of -6dB is only achieved with search bins of V2 a sub-chip.
-0.5 0.5
- |
Code error (chips)
-0.5
Phase error (rads) ■ * C ix le  error (ch ip s)
Figure 5-14, w/y for BO C(2x/c,/c) against code error (chips) and carrier phase error(rads)
Implementing a standard serial search technique BOC modulation increases the search 
time compared to PSK by a factor of twice the ratio of sub-carrier frequency to code 
rate (a factor of 4 for BOC(2x/c,/c), or a factor of 12 for BOC(6x/'c,/c))- When FFT 
acquisition is employed BOC modulation has an equivalent impact on the number of 
points required. Again compared to PSK the number of FFT points required to 
achieve equivalent correlation loss increases by a factor of twice the ratio of sub­
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carrier frequency to code rate. Along with increasing code lengths and sampling rates 
this poses an unacceptable overhead on the receiver hardware. Therefore, for reliable 
fast acquisition of BOC signals it is necessary to form a single peak across the 
correlation interval for the search process.
Creating a single correlation peak for BOC search requires additional receiver 
hardware. To achieve this we consider two different approaches proposed in the 
literature, each with different receiver hardware requirements.
The first technique ‘single sideband (SSB) acquisition’ was first proposed by Betz in 
[Betz 1999]. This method treats each of the two BOC sidebands as separate PSK 
signals. This requires independent filtering of each sideband. In addition, each 
sideband must have a separate canier demodulation stage, requiring an additional 
local oscillator to be implemented in the receiver’s correlator architecture. Figure 
5-15 shows the receiver hardware required for BOC acquisition using the SSB 
technique. The BOC sidebands can be separated using analogue filters. However, 
either a multiplexed or additional ADC stage will be required. Using digital filters 
imposes considerable demands on the receiver’s correlator resources.
Ueocif}
COS(27CX(fc + f s ) x t )  
m \ { 2 7 t x ( f c  + f s ) x t )
c o s(2 ;rx (/‘c - / s ) x r )
sin(27rx(/c-/s)xO
V V
Figure 5-15, Single sideband search of BOC modulated signals
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The result of a SSB search is a unambiguous PSK conelation peak as shown in Figure 
5-4. If only one sideband is tracked, a 3dB or greater reduction in signal power is 
inevitable. It has been shown [Martin et al 2003] that the signal power loss can be 
compensated for by applying the single sideband technique to each side-lobe and 
combining non-coherently. This technique can easily be implemented to BOC signals 
which are well separated from the centre frequency, but would require an extremely 
sharp filter roll-off (Nyquist filtering) for naiTowly spaced signals, such as BOC(/c, 
fc). Therefore, the SSB technique is only suitable for BOC signals whose sub-carrier 
frequency is greater than the code rate.
The second approach to providing a single BOC search is to synthesise an 
unambiguous search function by using quadrature or orthogonal BOC correlations. 
This search technique first proposed by Ward in [Ward 2003] and subsequently has 
been coined the ‘sub-carrier cancellation’ (SCC) technique [Heiries et al 2004]. We 
define an orthogonal BOC subcanier, s { ) .  If ) is a sine sub-cairier then ? ( ) is a 
cosine waveform. If ) is a cosine sub-carrier then s { )  is a sine waveform. Figure 
5-16 shows the correlator structure required for using the SCC technique for BOC 
search.
COS(27UXfcXt)
sm{27TxfcXt)
bit -  r)
« H I
Ç H L
^VsBodf) — ►
Figure 5-16, Sub-carrier cancellation BOC search technique
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The correlations required for the SSC technique can be written as follows.
Wjjf = — jwfloc (^) cos(<ygf + (^)x b(t -  f)d t 
^  0
~ A X cos((^ -  (^)x trc(f -  r)X  A(t -  t) x nf
^iQi -  ~  l^hoc ( 0 Xcos(<5;o? + (^)x f )x a ( r  -  î)d t 
^  0
» A X cos(<z) ~ ^ ) x  trs(f -  t)X  A (f - T ) x d
u/g;/ =  — junoc ( 0  X sin(fi?or +  (^)x s{t - f ) x  a(t ~ f )dt  
^  0
« A X sin((g) -  (^)x trc(f - t ) x  A{ f  ~ t ) x d
Wgg, =  —  ( 0  X sin(ty{)/ +  ^ ) x  ?(^ -  f ) x  a(t -  f)d t
^  0
« A x  cos ((g) -  (?)x trs(f -  r )  X A (f - T ) x d
The trs( ) function is a continuous triangular sine waveform where trs(f -  r )  —> 0 as 
f  ^  T +  «  X , shown in Figure 5-17.
Figure 5-17, Triangular sine function
The first subscript denotes mixing with an in-phase (7) or quadrature {Q) earner 
replica, the second subscript denotes mixing with an in-phase (7) or quadrature {Q) 
sub-carrier replica and the third subscript denotes mixing with in-phase or quadrature
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(orthogonal) code replica. The BOC search correlation using the SCC technique can 
then be written as follows.
^^'SBOC ~  V ^ ’q II ^ 'iQ I  ^ ’qQ I 5-30
The resulting SCC BOC search correlation is shown in Figure 5-18 for BOC(2x/c,/c) 
signal.
.1 im.  will
 wlQl
  wSBOC
ABFtR.O)
•2 0
Code error (sub-chips)
Figure 5-18, Magnitude envelopes of the Wm, Wiq, and Wsroc correlations for a BOC(2x/c,/c)
signal
A comparison between the PSK search correlation and equivalent BOC search 
correlation is shown in Figure 5-19. The SCC technique creates a stepped correlation 
function which adequately approximates a single correlation peak. Including the 
quadrature carrier correlations wgn and wqqi removes the phase dependency of the 
search correlation, allowing location with only a coarse frequency lock. Extensive 
analysis and comparison of SSB and SCC search techniques is given via Monte-Carlo 
simulations in [Heiries et al 2004]. The SCC technique is shown to deliver equivalent 
performance to SSB search across a range of carrier to noise densities (22 to 32 dB- 
Hz).
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  wSBOC
C o d e  e rro r  (ch ip s)
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a) b)
Figure 5-19, Comparison of PSK and BOC search correlations using the SCC search technique:
a) BO C(2x/c,/c) b) BOC(6x/c,/c)
The hardware requirements of the SSB and SCC techniques over conventional PSK 
architectures are shown in Table 5-4. Clearly the SSB technique requires 
considerably more receiver architecture than the SCC technique. This is due the 
necessity to isolate individual BOC sidebands. If analogue filters are implemented 
with the SSB technique a multiplexed or additional ADC stage will also be required. 
Using digital filters imposes considerable demands on the receiver’s correlator 
resources.
Isolating individual sidebands provides no performance improvement and requires 
additional hardware requirements when compared to the SCC technique. The SSB 
technique is also incompatible with BOC tracking schemes providing precise timing 
location (detailed discussion in the following section). Therefore, SSB is only a 
feasible technique for low performance receivers with small front-end bandwidths, 
receiving only a single BOC sideband.
The SSC search technique provides correlator architecture compatible with precise 
BOC tracking schemes including the double-estimation BOC tracking loop (see 
chapter 6) developed during this research. Demonstrations of receivers using the SCC 
search technique are given in chapter 8 and chapter 10.
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Table 5-4, Hardware requirements of BOC search techniques
Receiver type Multipliers Integrators Local oscillators Low pass filters
PSK 2xCarrier,
2xC ode
2 1 xCarrier, 
1 xCode
0
SSC 2xCarrier,
4xC ode
4 1 xCarrier, 
1 xCode
0
SSB 4xCarrier,
4xC ode
4 2xCarrier, 
1 xCode
4
5.4 Tracking BOC signals
The standard BOC early minus late discriminator curve contains multiple zero 
crossings only one of which corresponds to the correct timing location (Figure 5-20). 
A GNSS BOC receiver aims to achieve and maintain lock on the incoming signal at 
the correct timing location. In order to do so the receiver must action an algorithm or 
mitigation technique to achieve valid timing information, effectively removing the 
influence of the secondary peaks in the BOC correlation. Ideally, the receiver will 
achieve this with no loss of tracking sensitivity.
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Figure 5-20, BO C (6x/f,/c) discriminator curve
1 2
Here we consider three standard approaches for solving the ambiguity in tracking 
BOC signals. Single sideband (SSB) tracking, multiple gate delay (MOD)
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discriminators and the bump-jumping algorithm (BJ). Firstly we will compare the 
relative performance of each approach and then assess the impact of each to the 
receiver hardware.
5.4.1 BOC tracking using a single sideband
The first approach is to use the SSB technique described in the previous section. 
Treating each BOC sideband as a separate PSK signal creates an unambiguous PSK 
coiTelation peak ‘A ’. Then, correlating early and late replica signals (Figure 5-21) an
unambiguous discriminator curve ‘ ’ can be formed using the standard PSK
discriminators (Table 5-3).
UBOcif)_ cos(27rxf/c +/s)xr) 
sin(27TXf/c +fs)'xt)
>- wn
— a ( t - f )
►
Figure 5-21, Single-sideband BOC tracking
This approach provides a robust solution. However, the receivers r.m.s. timing jitter is 
now dependant on the underlying PSK chipping rate and not the subcarrier rate. This 
degrades the receivers timing sensitivity by a factor of A f^  / [Bello and Fante 
2005]. Therefore, this approach is only suitable for low precision receivers.
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5.4.2 BOC tracking with multiple gate discriminators
The second approach is to synthesise an unambiguous discriminator curve by using a 
combination of multiple correlator channels. This approach, first proposed in [Fante 
2004] and commonly termed the Multiple Gate Delay (MGD) discriminator. This 
technique proposes the use of K early and K late signals forming the following 
correlations.
W = , \ COS/DOC Sin
b , ( r j
b J O dt
5-31
Where
/ /  
t - f +
\ n
5-32
Tdc is the early to late spacing and p is  a integer count from 1 to K. The resulting 
correlations can be written as follows.
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A vector of coefficients can then used to weight the influence of each of early and late 
conelations in an attempt to shape an unambiguous BOC discriminator. The
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composite MGD discriminator is formed using of the non-coherent early-late power 
discriminator whose error function can be written as
p=\
K / - r rp - T
- 2 - '  rP - T
-
T - - W r  +
/»=• V V 2/ /
5-34
where c,, is the coefficient vector used to form the shape of the discriminator. 
Different combinations of coefficients are compai ed in [Fante 2004] to determine the 
best possible discriminator synthesis. Two classes of synthesised discriminators are 
defined, smooth and bumpy, smooth discriminators synthesise a discriminator 
approaching a monotonie error function, which provides a single shallow zero 
crossing, bumpy discriminators synthesise a single steep zero crossing with many 
undulations across the discriminator characteristic. Assuming a B 0C (2x/c,/c) signal 
and using four early-late discriminator combinations {K =4) the use of coefficients [1 
1.25 1.5 1.75] and =0.525x7^ creates a smooth discriminator, the use of
coefficients [1 1.125 1.25 1.375] and = 0.2x7^ creates a bumpy discriminator.
The composite smooth and bumpy discriminator curves are shown in Figure 5-22. 
Clearly the smooth discriminator more closely reflects the shape of a PSK 
discriminator providing robust acquisition of the coiTect timing location. The bumpy 
discriminator has a number of nulls in the envelope which will slow down the 
acquisition process and potentially cause fais e-lock states. It is argued that thermal 
noise will prevent false-Iock occuning as the code error polarity is true either side of 
each null. Also, it is feasible to envisage a scheme which may acquire with a smooth 
envelope and tr ansition to the bumpy discriminator for precise timing location.
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Figure 5-22, Composite MGD discriminators for a BOC(2x/c,/c) signal
Assuming lock at the correct location the bumpy discriminator can deliver 
considerably less timing jitter than the smooth discriminator due to its steep zero 
crossing. In [Bello and Fante 2005] the r.m.s. timing jitter of these composite 
discriminators are compared to that given by the conventional BOC discriminator 
(Equation 4-20) and the SSB technique. Considering a BOC(2x/c,/c) signal, the 
paper concludes that the SSB technique degrades the receivers timing sensitivity by a 
factor of 8 compared to the conventional BOC discriminator. This is because the 
timing jitter is now proportional to the discriminator formed from the underlying PSK 
modulation which is less sensitive by a factor o f 4f ^ / . The bumpy {K = 4)
discriminator shown in Figure 5-22 is considered to be the best choice of composite 
discriminator for precise timing, as the timing jitter is only slightly (0.14 dB) worse 
than the conventional BOC discriminator. We have verified this result by inspection 
of the slope of the resulting bumpy discriminator curve whose zero crossing is 
shallower by a factor of 1.017, which equates to 0.146 dB worse timing jitter.
The bumpy discriminator suffers a slow response time for acquisition and large error 
steps due to the nulls present in its discriminator envelope. An example acquisition of 
the bumpy and smooth discriminator is shown in Figure 5-23 (derived from Mathcad
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simulation). The loop bandwidth and noise conditions are set equal for both cases, Bl 
= 1 Hz, C/No = 30 dB-Hz. The response of the bumpy discriminator flattens at sub­
chip intervals as it passes a null in the discriminator significantly lengthening the loop 
settling time. Also, the jitter of the bumpy discriminator can be seen to be 
considerably less than that of the smooth discriminator.
3.5X
 K = 4 Smootli
 K = 4 Bumpy
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0.3-
250200 300 350 4 5 0 500
Loop ilcrutions
Figure 5-23, Acquisition example of MGD discriminators = 1 Hz , C/No = 30 dB-Hz)
Running multiple acquisitions across different initial time offsets provides a 
comparison of the acquisition time of the MGD discriminators with the equivalent 
acquisition times using the SSB technique.
Table 5-5 shows the acquisition times of the MGD discriminators and the SSB 
technique, assuming a BOC(2, 1) signal, a earner to noise density of C/Nq = 24 dB- 
Hz, a loop bandwidth of 5^ = 1 Hz and averaging across 20 acquisitions at each time 
step. We find agreement with the results presented in [Bello and Fante 2005] which 
compare the average loop settling time of the MGD discriminators. The smooth 
discriminator closely follows that of the equivalent SSB discriminator characteristic, 
with an acquisition performance only 1.23 times worse than the SSB technique. The 
bumpy MGD discriminator is worse by at least factor of 2 across the dataset. 
Therefore, composite MGD discriminators can potentially remove the ambiguity of 
BOC tracking. However, the receiver designer must make a trade-off between the 
receiver’s response time and timing jitter.
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Table 5-5, Acquisition times of the MGD discriminators and the SSB technique for B O C (2,1),
#L = 1 Hz, C/Nq = 24 dB-Hz
Initial chip offset 1/4 1/2 3/4
Smooth MGD acquisition time (ms) 730 1051 1623
Bumpy MGD acquisition time (ms) 906 1919 3065
SSB acquisition time (ms) 611 889 1216
SSB / Smooth 1.19 1.18 1.33
SSB / Bumpy 1.48 2.16 2.52
5.4.3 The bump-jumping algorithm
The final state o f  the art approach we consider in solving the BOC ambiguity problem 
is the ''bump-jumping' algorithm (BJ), proposed by in [Fine and Wilson 1999]. This 
algorithm determines whether or not the coirect coiTelation peak is being tracked by 
comparing the amplitude of the peak currently being tracked to the amplitude of the 
adjacent peaks. This is achieved through the correlation of two additional offset 
replica codes called very eaily (VE) and very late (VL). These replicas aie separated 
from the prompt (?) replica by a sub-chip, ±Ts.
The algorithm is achieved by using three counters, each associated with the VE, P or 
VL samples. The amplitudes of VE, P and VL in-phase samples are compared at the 
end of each integrate-and-dump period. If the VE sample is lar ger then its counter is 
incremented and the VL counter decremented, if VL is larger the opposite occurs. 
When P is the larger both VE and VL counters are decremented. A jum p to a new 
peak occurs only if the VE or VL counters reach a specified threshold before the 
prompt counter. The counters are never decremented below zero and are reset when a 
tlneshold is reached. An example of a false-lock condition is shown in Figure 5-24 
for a BOC(2x/c,/c) with the appropriate gates required to implement the BJ 
algorithm. The naiTowly spaced early-late gates provide fine tracking on the signal 
preserving the BOC discriminator with no sensitivity loss.
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Figure 5-24, BO C(2x/c,/c) false-lock example with BJ gates
The BJ algorithm can only correct one peak at a time, shifting the tracking point by a 
sub-chip each jump and resetting all counters. Conventional search processes acquire 
the signal with an accuracy of ±7c/2, therefore a number of corrections (jumps) may 
be necessary before a valid lock is established. Assuming search accuracy of ±Tcf2, 
the maximum number of jumps required is equal to the ratio of sub-caii'ier to code 
ratio f s / f c ‘ Therefore, a major drawback to the BJ algorithm can be the time taken
to reach the correct timing location either from acquisition or from a slip in tracking. 
The BJ algorithm is effectively ‘blind’ to the number of sub-chips required to find the 
valid timing location, it must correct one at a time in sub-chip steps. In contr ast, 
techniques providing a discriminator similar to that of a PSK signal, such as the SSB 
technique and the smooth MGD discriminators can make corrections across the whole 
discriminator characteristic in a single step.
The acquisition or slip correction time of the BJ algorithm is not only dependant on 
the discriminator curve and loop setting time but also depends on the time taken 
determine a false lock. The receiver’s VE or VL counter must pass a predetermined 
threshold in order to determine a false lock state. This thieshold must be set 
sufficiently high so that the level of noise on the VE and VL correlations will not 
cause a false lock to be declared when in fact the receiver is tracking the correct
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timing location. Therefore, the threshold must be designed for the most severe noise 
environment the receiver will operate in, with some margin. The relative amplitude 
between the main BOC correlation peak and its adjacent peaks decreases with the 
sub-carrier to code ratio. Hence the threshold for detecting a false lock condition 
increases for high rate BOC signal in turn increasing the acquisition and correction 
time.
In [Fine and Wilson 1999] a figure of C/Nq = 24 dB-Hz is used to represent in a 
minimum signal to noise density, which is reasonable for weak signal applications at 
approximately 15 dB less than the representative minimum GPS signal to noise 
density (38.9dB-Hz in [Kaplan and Hegarty 2006]). Considering a 20ms integration 
period this equates to a minimum signal to noise of 10 dB per correlation. An 
uncorrelated noise threshold level can then be calculated by assuming uncorrelated 
Gaussian noise on the VE and VL correlations. Figure 5-25 shows the worse case of 
many trials assuming an uncorrelated 10 dB signal to noise on each correlation for a 
BOC(2x/c,/c). A threshold of 8 is identified with corresponds to the analysis and 
threshold choice in [Fine and Wilson 1999]. See Appendix E for details of the BJ 
threshold calculation and algorithm simulation in Mathcad.
1000
1000
Noise samples
Figure 5-25, Worse case VE and VL count values for BO C(2x/c,/c) with uncorrelated signal to
noise of 10 dB per correlation
However, as identified by Dr Hodgart, the noise samples are in fact strongly 
correlated which actually improves the performance of the BJ algorithm. For 
BOC(2x/c,/c) the correlation coefficient between noise separated by Ts and therefore
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between VE and P and between VL and P is p  = -0 .75 . The correlation coefficient 
of noise between the VE and VL samples is p  = -0 .5 . The resulting worse case noise 
induced count values for correlated noise are shown in Figure 5-26, which finds a 
required threshold of 5.
L U
1000
1000
Noise samples
Figure 5-26, Worse case VE and VL count values for B O C (2x/o/c) with correlated noise 
samples, signal to noise of 10 dB per correlation
Clearly if the correlation or integration time is reduced from 20 ms the threshold must 
be increased accordingly because the signal to noise per correlation will be reduced. 
An example acquisition of a BOC(2, 1) signal is shown in Figure 5-27, with
= 1 Hz and noise, C/No = 30 dB-Hz. The BJ threshold level has been calculated 
for a minimum carrier to noise density of C/No = 24 dB-Hz. It can be seen that the 
acquisition time is not dependant only on the loop settling time but on the time taken 
to reach the required threshold level and declare an invalid tracking state.
i-I
-IRC-I
Ë
I O C ) 200 VK)
Loop iterations
Figure 5-27, Acquisition example of BJ algorithm for BOC(2, 1) signal (fi, = 1 Hz , C//V» = 30 dB-
Hz, Td = Ts)
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The average time to make a correction can be formulated counting the number of 
times the threshold level is reached while in a false-lock condition. Starting at an 
offset of 1 sub-chip and applying the BJ counters over 2000 correlations without 
timing collection, Mathcad simulation finds the number of thresholds reached is 99 
with an equivalent C /N q = 24 dB-Hz. This gives an average of 20.2 correlations per 
correction. This results in a coirection time of 303 ms for a sub-chip collection (for 
integration time, T = \ 5  ms).
Running multiple acquisitions across different initial time offsets provides a 
compaiison of the acquisition time of the BJ algorithm with the equivalent acquisition 
times using the SSB technique. Table 5-6 shows the acquisition times of the BJ 
algorithm and SSB technique, assuming a B0C(2, 1) signal, a carrier to noise density 
of C/No = 24 dB-Hz, a loop bandwidth o f Bl = 1 Hz and averaging across 20 
acquisitions at each time step. For the BOC(2, 1) signal the BJ algorithm shows 
approximately equivalent performance to the SSB technique across all initial offsets.
Table 5-6, Acquisition times of the BJ and SSB for B O C (2,1), = 1 Hz, C/Ng = 24 dB-Hz
Initial chip offset 1/4 1/2 3/4
BJ acquisition time (ms) 413 655 1639
Jumps required I 2 3
Correction time (ms) 303 606 909
SSB acquisition time (ms) 611 889 1216
B J /S S B 0.676 0.737 1.348
The BJ poor performance at large initial offsets (>1/2 chip) can be explained by 
examining the discriminator curve at different false locking points. It is assumed at 
the discriminator will settle at integer sub-chip offsets, however this is not true. There 
is an offset between discriminator’s zero crossings and the integer sub-chip, which 
increases with each integer sub-chip due to the different gradients of the discriminator 
either side of each peak. The discriminator zero crossings of a B 0C (2x/c,/c) signal 
are shown in Figure 5-28.
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Figure 5-28, Zero crossings of a hOC{2xfç,fc)  signal
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At integer multiples of sub-chip offsets the difference in amplitude between the P 
correlation and VE or VL correlations used for BJ correction is assumed constant at 
7^/7^ . However, shifting the false-lock location away from the integer sub-chip
reduces the relative amplitude difference between the peaks required for the BJ 
comparison. The zero-crossing locations and respective P, VE and VL correlations 
for early false-lock conditions of a BOC(2x/c,/c) signal are shown in Table 5-7. The 
amplitude difference between the P and VE correlation decreases with the sub-carrier 
offset, which in turn increases the time taken to detect a false-lock condition under the 
same noise conditions. The effect band limiting by the receiver front-end filter will 
round of the peaks and exacerbate this problem by further reducing the relative peak 
amplitude.
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Table 5-7, BJ parameters for BOC(2x/c,/c) under false-lock conditions
Eai'ly false-lock 
points
1 2 3
Zero crossing 
location {Ts)
1.085 2.125 3.25
P correlation 
amplitude
-0.644 0.406 -0.186
VE correlation 
amplitude
0.851 -0.594 0.312
VL correlation 
amplitude
0.436 -0.219 -0.002
Comparison
amplitude
M - M
0.207 0.188 0.126
The BJ B 0C (2x/c,/c) receiver tlireshold is designed for a peak amplitude difference 
of A/4, The reduction of this comparison amplitude results in the potential for the 
receiver to make a wrong decision while in a false lock condition. For example, at the 
3‘^  false lock point the B0C(2,1) receiver occasionally decides that valid tracking is 
occurring and remains in its current position. This results in increased acquisition 
time of the BOC(2,l) BJ simulation at large initial offsets. The effect becomes more 
pronounced for high rate BOC modulations.
Table 5-8 shows the simulated acquisition times for a B0C(6, 1) signal under the 
same conditions. For the high rate BOC(6, 1) the BJ is significantly worse over all 
initial offsets. This is mostly due to the small difference between the central 
coiTelation peak and its adjacent pairs, now only 1/12 compared to 1/4 for BOC(2, 1). 
This results in a significant increase in thieshold level, which in turn increases the 
coiTection time. Simulating with an initial offset of 1 sub-chip and applying the BJ 
counters over 2000 correlations without timing correction, we find the number of 
thiesholds reached is 54 with an equivalent C/No = 24 dB-Hz. This results in a 
correction time of 810 ms for a sub-chip coiTection (for integration time, T =  15 ms).
Compai'ed with the SSB technique the acquisition performance of BJ algorithm 
becomes worse as the initial offset is increased. Again this is due to a reduction in the 
comparison amplitude because the tracking loops do not settle at integer sub-chip 
offsets. With larger initial offsets the reduction in comparison amplitude is greater 
resulting in increased acquisition time fiom the nominal correction time.
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Table 5-8, Acquisition times of the BJ and SSB for B O C (6,1), = \  Hz, C/No = 24 dB-Hz
Initial chip 
offset
1/12 2/12 3/12 4/12
BJ
acquisition 
time (ms)
1009 2327 3481 4754
Jumps
required 1 2 3 4
Correction 
time (ms) 810 1620 2430 3240
SSB 
acquisition 
time (ms)
276 527 611 736
B J/S S B 3.65 4.42 5.69 6.46
5.4.4 The effect of distortion on the BJ algorithm
Observations of the wide band BOC(15, 2.5)-cosine Galileo PRS signal transmitted 
from the Giove-A satellite have shown an asymmetry in the spectrum [Moiitenbruck 
et al 2006]. No significant asymmeti'y was observed before the amplification by high 
power ‘travelling-wave tube’ (TWT) amplifiers. It is assumed that the asymmetry is 
due either to the amplitude dependant phase distortion of TWTs or in the final stage 
RF filters. In [Graf and Gunther 2006] a model of the phase distortion of TWTs is 
shown to result in similar distortion to that of the Giove-A signals. It has been argued 
that this asymmetry is a result of filter designs intended for a slightly narrower 
BOC(14,2) modulation. However, a certain amount of asymmetry has been observed 
in all BOC transmissions from Giove-A. Even observations of the narrow band 
B O C (l,l) modulation show an asymmetry which although small may still 
compromise receiver operation under weak signal conditions.
Although a certain amount of asymmetry coiTection may be possible in the 
transmitter, distortion may be an inherent problem with BOC transmissions. Even if 
the distortion is perfectly conected in üansmission, the large bandwidths occupied by 
many of the future BOC tiansmissions may result in significant asymmetry from 
consumer-grade receiver front-end filters.
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This asymmetry in the spectrum translates into an asymmetric correlation, which has 
been observed to potentially cause tracking errors in BOC receivers using the BJ 
algorithm [Falcone 2006]. This is due to the reduction in magnitude difference 
between the central correlation peak and its adjacent peaks. The BJ algorithm relies 
of the difference in peak magnitudes in order to determine the correct tracking state.
In order to assess the effect on receiver tracking schemes we can model a received 
asymmetry in BOC by introducing a fixed offset between the received code and sub­
carrier. For example Figure 5-29 shows an correlation of an asymmetric correlation 
BOC(2x/c, /c) created by introducing a quarter sub-chip offset between the code and 
sub-carrier.
K-M symmteric BOC 
asymmteric BOC
ABF2(R,0)
ABF3(R.O) - 2
Code error (sub-chips)
Figure 5-29, Symmetric and asymmetric B O C (2x/o/c) correlations, sub-carrier to code offset
=Ts/4
An asymmetric correlation function has a significant effect on the integrity of tracking 
using the BJ algorithm. The asymmetry reduces the relative difference in peak 
amplitudes (see Table 5-9), which is vital for the BJ algorithm to correctly identify a 
valid tracking state. Therefore, the BJ threshold must be increased to ensure stable 
tracking.
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Table 5-9, Symmetric and asymmetric BO C(2x/c,/c) peak values
Peak Symmetric amplitude Asymmetric amplitude
(sub-carrier to code offset = T s  i  4)
F 1 0.937
VE -0 .7 5 -0 .8 1 2
VL -0 .7 5 -0 .6 8 7
|p | - IV e I 0.25 0.125
The BJ tracking algorithm requires careful tuning. If a BJ threshold is set too low to 
account for the noise conditions or asymmetry in the signal the BJ algorithm can 
cause the receiver to jump out of correct lock to an invalid tracking state. An example 
of this is shown in Figure 5-30. Here the BJ threshold has been calculated for a 
symmetric BOC(2,1 ) signal operating at a carrier to noise of 24 dB-Hz with an 
equivalent integration time of 15 ms. An asymmetric correlation is created by 
introducing a quarter sub-chip offset between the sub-carrier and the code in the 
received signal (see Figure 5-29). It can be seen that noise induced increments of the 
very early counter pass the BJ threshold, causing a jump to an invalid tracking state. 
The tracking estimate remains in error until correction by the very late counter 
passing the BJ threshold. The threshold must be increased to a stage where noise 
induced increments of the counters should never cause a jump from the correct 
tracking state. The increase in threshold results in an increase acquisition and 
correction time.
?i  lIi.KCk 6 — mi
Loop iterations
VE count value 
VL count value 
—  BJ threshold
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Figure 5-30, Example Jump to invalid tracking state, BOC(2,l), C/No = 24 dB-Hz, sub-carrier to
code offset =Ts /  4
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The effect of asymmetry is more significant for BOC signals with high ratios of sub­
carrier frequency to code rate. The BJ algorithm relies on the ability to determine the 
magnitude difference between the central and secondary BOC correlation peaks. As 
the ratio of sub-carrier frequency to code rate increases the magnitude difference 
decreases. For example, the magnitude difference Galileo BOC( 15,2.5) signal is only 
1/12 compared with 1/2 for B O C (l,l). Therefore, any further reduction due to 
asymmetry can completely compromise the receiver’s ability to determine a valid 
tracking state. Asymmetry has been observed to compromise the operation of the 
Septentrio GETR implementation of the BJ algorithm with the BOC( 15,2.5) signal 
from Giove-A.
In addition to compromising the receiver’s tracking integrity, asymmetry in the 
received BOC signal causes a bias in the receiver’s delay estimate when operating the 
BJ algorithm. The reason for the tracking bias is obvious when examining the 
correlation envelope of an asymmetric signal. An exaggerated asymmetry correlation 
is depicted in Figure 5-31. The slope of the symmetric correlation is equal on both 
sides and has no tracking bias. However, the asymmetric slope is steeper on one side. 
Therefore, with equally spaced early-late gates the asymmetry causes a bias in the 
receiver estimated delay.
Early gate Late gate
f -
Symmetric (Early -  Late = 0)
Early gate
Late gate
f - T
Asymmetric (Early -  Late /= 0)
Figure 5-31, Depiction of asymmetric tracking bias
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5.4.5 The effect of multipath on the BJ algorithm
The BJ algorithm relies on the ability to detect whether or not the receiver has settled 
to a valid tracking state through comparison of the adjacent correlation peaks. The 
central BOC correlation peak must be sufficiently greater in amplitude than its 
adjacent peaks to enable valid tracking in the presence of noise. In Section 5.4.3 it 
was shown that the comparison amplitude between the peaks, required for the BJ 
algorithm to make a correction, reduces the further the false-lock point is from the 
centre of the correlation function. This degrades the performance of the peak 
detection and poses a potential integrity risk to the receiver. Inference from multipath 
signals can further reduce the comparison amplitude and therefore further degrades 
the performance of the BJ algorithm.
Figure 5-32 shows the effect of multipath interference on a BOC(2,1 ) signal. The 
multipath is assumed to be of half amplitude relative to the direct signal with an in- 
phase carrier and therefore provides a worst-case scenario. It is assumed that the 
receiver maintains lock on the central peak of the BOC correlation. The comparison 
amplitude is the difference between either the prompt, P and very-early, VE 
correlations or the prompt and the very-late, VL correlations. Reducing either of 
these comparison amplitudes will result in an increased chance jump away from the 
valid timing location in the presence of noise. The receiver designer must then 
increase the BJ threshold to account for noise induced increments of the VE and VL 
counters or risk the integrity of the receiver under strong multipath.
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Figure 5-32, BJ comparison amplitude of BOC(2, I) correlations against relative multipath 
delays (in-phase carrier, central correlation peak tracking)
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The results show that when the relative delay of the multipath interference is at 
integer sub-chip (73 m) intervals the comparison amplitude is halved from the 
nominal value (no multipath interference present). At short multipath delays 
however, the comparison amplitude is actually 3/2 times greater than the nominal 
value, actually improving the performance of the BJ peak detection. In this case the 
multipath is constructive to the BOC correlation at short delay because the multipath 
is in-phase with the direct carrier signal. Simulating a multipath which is 180° out of 
phase with the direct signal results in the opposite effect as shown in Figure 5-33.
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Figure 5-33, BJ comparison amplitude of BOC(2, 1) correlations against relative multipath 
delays (180° out of phase, central correlation peak tracking)
Clearly the presence of strong multipath can significantly compromise the ability of 
the BJ algorithm to determine the valid tracking location. This problem becomes 
worse for higher ratios of sub-carrier frequency to code rate such as BOC( 15,2.5) 
where the BJ comparison amplitude is already very small.
In Chapter 6 we describe an entirely new approach to tracking BOC signals which is 
believed to be robust to distortions in the received signal.
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5.4.6 Hardware requirements of BOC tracking techniques
In order to fully evaluate and compare the BOC tracking techniques presented here 
we must also look at the impact to the receiver hardwaie. Table 5-10 shows the 
hardware requirements of the BOC tracking techniques, for achieving incoherent 
canier and code tracking. The MGD discriminator is formed from 4 eai'Iy and 4 late 
conelations, requiring 16 code multipliers and integrators for incoherent code 
tracking. An additional 2 multipliers and integrators are required for earner tracking 
making a total of 18, a significant overhead for each tracking channel. The filtering 
required for the SSB technique is undesirable and can significantly impact the size 
and complexity of the receiver. Hence, the best choice in terms of hardware 
requirements is the BJ algorithm.
Table 5-10, Hardware requirements of BOC tracking techniques
Receiver type Multipliers Integrators Local oscillators Low pass filters
SSB 2xCairier,
4xCode
4 i xCarrier, 
1 xCode
2
MGD (K=4) 2xCarrier,
ISxCode
18 1 xCarrier, 
IxCode
0
BJ 2xCarrier,
SxCode
8 1 xCarrier, 
IxCode
0
5.4.7 Comparison of BOC tracking schemes
The BJ algorithm has been implemented on the Septentrio GETR [De Wilde et al 
2004]. This receiver was built under contract from ESA to demodulate and evaluate 
new Galileo signals. Analysis contained in this chapter shows that although the use of 
a peak detection algorithm {bump-jumping) seems a logical engineering approach to 
solving BOC tracking ambiguity it is sensitive to noise, signal distortion and 
multipath. Therefore, the use of the BJ algorithm is not recommended for high 
integrity or safety of life applications.
The BJ jumping algorithm provides the receiver designer with a similar trade-off to 
the bumpy MGD discriminator, delivering appaient unambiguous BOC tracking with 
little or no sensitivity loss at the cost of acquisition and slip correction time. The SSB
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technique provides the best acquisition  and slip  coiTection perform ance at the cost o f 
a loss in  tracking sensitiv ity . In  C hapter 6 w e describe a novel techn ique developed 
during  this research  w hich  is believe to solve the p rob lem  o f  BOC track ing  am biguity. 
T his technique rem oves the am biguity  in BOC track ing  w ith  no track ing  sensitiv ity  
loss and w ith  no degradation  o f  acquisition  o r slip  coiTection tim e.
In this chapter we have detailed the current approaches given in the literature for PSK 
and BOC signals. A compaiison of three leading BOC tracking techniques was given 
based on their tracking sensitivity, acquisition time and receiver hardware impact. A 
design trade off has been identified between high precision receivers using the BJ 
algorithm or bumpy MGD technique and the rapid reliable acquisition of the SSB or 
smooth MGD techniques.
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This chapter discusses the implementation and benefits of BOC tracking using the 
double estimator (DE). This technique was conceived during the course of this 
research and a patent has recently been filed for protection of the inventors. Dr MS 
Hodgait and PD Blunt. Coherent and incoherent implementations are given along 
with an extension to apply the DE technique to AltBOC signals. Details of our 
simulations of the DE technique are given including analysis of noise induced 
tracking jitter, acquisition and slip correction times and multipath analysis. 
Comparison is given to the BOC tracking schemes described in Chapter 5.4 and the 
relative benefits detailed.
6.1 The coherent BOC double estimator
Once again we model the received BOC signal (neglecting additive noise and other 
interfering GNSS signals) as follows.
Uqoc {t) = A x  cos(ffi>o? + (z))x a{t - T ) x s { t - T ) x d 6-1
A is amplitude, cos(q)o^  + represents the earner signal after down conversion to an 
intermediate frequency (IF) cOq phase (|), -  t) is the sub-carrier modulation in
the received signal comprising the sub-carrier modulation function s{t) at delay T, 
a(t -  t )  is the code modulation in the received signal comprising the code modulation 
a(t) at delay x and d e  (-1,+1) is a polaiity.
This technique depends essentially on the fact that sub-carrier is half-periodic over a 
relatively short sub-chip width Tg and that Equation 6-1 is mathematically identical to
u{t)-  A x œs{(ùQt + < | ) ) x - x*)xa ( t - x )x d* 6-2
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where
T* =  X +  «7^ 6-3
is a multi-valued offset delay which has a number of values each offset from the delay 
X by a different integer shift n times the sub-chip width Tg . The equivalent polarity
d"" = d  for even number of shifts and d* = - d  for an odd integer shift. It should be 
understood that the actual sub-cai'rier delay and the code delay for any received signal 
are still the same x. The receiver must always estimate this actual non-ambiguous 
delay x in the code function a{ ). It is however only necessary for the receiver to seek 
to estimate the ambiguous x in the sub-camer function s{ ) and achieve the same 
result as if it were estimating the actual delay x. Accordingly, the offset delay x and 
delay x are treated as independent quantities, without regard to Equation 6-3, and 
two independent estimates may be generated. Only in a final coiTection stage is it 
admitted that an estimate of offset delay x and delay x are related as in Equation 6-3, 
and the value of estimate t  used to remove the ambiguities in the value of estimate x*.
In a BOC transmission the sub-canier is necessarily locked to the code sequence. 
Indeed it is usually seen as part of the code sequence. The time delay x must 
obviously be the same in both the code and the sub-carrier. However, there is nothing 
to stop us multiplying by component multiplicative stmctures with independent time 
delay estimates. The DE technique is a three-loop receiver. The innermost delay- 
locked loop (DLL) tracks the code phase of the received signal. The middle sub- 
caii'ier locked loop (SLL) tracks the sub-canier phase of the received signal. The 
third loop tracks the earner frequency and / or phase of the received signal. The 
general schematic of the coherent DE receiver is shown in Figure 6-1.
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IQl
Carrier Code
VII
Figure 6-1, General schematic of a coherent DE BOC receiver
The DE BOC receiver requires three local oscillators, which generate continuous 
carrier, sub-carrier and code waveforms respectively. The earner oscillator generates 
in-phase replica carrier cos(<%t + and an orthogonal replica caiTier sin(cyor + 
where ^  is the estimate of the received carrier phase ^ . The sub-carrier oscillator 
generates in-phase replica sub-canier s{ t  -  f*) and an orthogonal replica cai'rier 
5 (r - f * ) ,  where f  is the SLL estimate of the time delay T . The code oscillator 
generates in-phase replica code a { t - f )  and an orthogonal replica code a { t - f ) ,  
where f  is the DLL estimate of the time delay T .
We define an orthogonal sub-camer as the difference between early and late time 
shifts of the sub-carrier, which can be written as follows.
s ( r - f* ) = s | r - f * - s t ~ T  - ■ T.PS 6-4
Tqs is the total separation between ‘early’ and ‘late’ sub-canier waveforms, bounded 
by 0<T^s
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After mixing and integiation over time T  the resulting correlations can be written as 
follows.
w,u -  — X cos(ü;( f^ + -  f
^  Ô
~ A x cos(<z)- ^ )x tr c ( f  - -r)x A (f - z ) x d
^  (0  X cos(qjf + ^ ) x  s { ^ - f ) x d { t -  f )dt
0
« Axcos((g)- (^)x trc(f - r )x  y ^ { î - t ) x d
WjQj = — ( 0  X COs(û?Q? +  (?)x ? (f -  )x flfr -  f )dt
^  0
«  Axcos(<z>-(^)xTrs(f* - r j x  A (f- 'r )x £ /
Wg/; = — jwfloc(^)Xsin[û)Qt + <?)x s{t - f " ) x a ( t  -  f )dt  
^  0
= A x sin(^ -  (^)x trc(f* -  -rjx A (f -  't)x  d
6-5
The single peaked A( ) function and the tracking v^( ) function are the same as 
defined for the PSK GNSS receiver in Equation 5-8 and Equation 5-18 respectively. 
The trc( ) function is a continuous triangular cosine waveform where trc(f* -  t )  -> ±1 
as f* T4-77XT^ . The Trs( ) function is a continuous trapezium shaped sine 
waveform where Trs(f* -  r )  —> 0 as T - ^ T  + nx T ^ ,  shown in Figure 6-2. The Trs( )
function is identical to the result of early minus late correlations of the trc( ) function 
as follows.
Trs('f* - t )= trc( f  * -  r  -  “^ 1  ~ h*c f  + 6-6
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“  Trs(x - x )
< -  + 1
-27; 27;
DS
Figure 6-2, Trapezoidal sine function
The easiest way to visualise the effect of realising independent sub-carrier and code 
delay estimates in the DE BOC correlations is assume perfect carrier demodulation,
(f> = ^ . Figure 6-3, Figure 6-4 and Figure 6-5 show the vv///, wuq and wiqi correlations 
respectively against code error, f - x  and sub-carrier error f* - x  assuming <J) = ^ . 
These plots are derived from Mathcad simulations of a BOC(2x/c,/c) signal and 
provide a graphical perspective to the correlations given in Equation 6-5.
I —
0 -
X — X  (sub-chips)
i  — T  ( su lv ch ip s) r —r (sub-i.'hips)
Figure 6-3, Wm correlation with independent sub-carrier and code delay estimates
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T - T  ( s u b - c h ip s )
r—r (s u b -c h ip s )
t' -T ( su b -c h ip s )
Figure 6-4, w,iq correlation with independent suh-carrier and code delay estimates Toe = Tc
1 —
0 -
-I —
r — r ( su b -c h ip s ) T—T (su b -c h ip s )
T —T (sub-ch ips)
Figure 6-5, w/g/ correlation with independent suh-carrier and code delay estimates Tos -
A number of discriminators used to remove the amplitude dependence require 
generation of signals individually multiplied by early and late replica code sequences. 
Equivalent early and late code correlations may be generated as
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=  —  fwgoc (0  X cos(a{)f + (^)x -  f*)x -  f  ±
= AXcos(^- (^)xtrc(f* - r j x A ^ f - t  + j x d
where the equivalent early minus late correlation is
dt 6-7
~ ^^ IIL 6-8
In order to achieve convergence of the DE triple loop system three error signals must 
be generated from the conelations in Equation 6-5. Firstly addressing the outer 
caiTier loop, we aie considering a coherent DE BOC receiver, therefore implying 
phase tracking with a PEL. The carrier phase error is commonly determined using a 
Costas decision-directed discriminator, which can be applied to the DE BOC receiver 
as follows.
X sgn(vp„, ) « A X s i n -  ^]x  sqc(^ -  ^}x  jtrc(f* -  T)| x A (f -  t )  6-9
sqc( ) is a square wave cosine function. Incorporating the sign conection by hard- 
limiting the w/// correlation in the discriminator allows the PEL to function with no 
knowledge of the navigational data state. It can be seen that e. tends to zero as
sin((z) -  (?) tends to zero, which occurs at integer n multiples of tc radians as 
^  (p-Vnn . The most common Costas PEE discriminators for the DE BOC receiver 
are shown in Table 6-1.
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Table 6-1, Costas PLL discriminators for the DE BOC receiver
Discriminator Error signal Dependency
Decision-corrected ><sgn(vw„J
= A x sin((Z>- (?)xsqciip- (?)x|trc(f* - t) x A (f - t)
Slope proportional 
to A
Dot product
= X sin [2 X (  ^-  (?)]x trc  ^(f* -  r )x  A^  (f -  x)
Slope proportional 
toA"
Normalised
« tan((Z)-(?)
Slope independent 
of amplitude
2 quadrant arc 
tangent e^=arctan(wQ,//vt;„J Slope independent of amplitude
The sub-carrier phase error for the coherent DE BOC receiver can also determined 
using a decision-directed discriminator as follows.
gp, = W jQ, X sgn(w /^  ^) «  A X cos((z) -  (?]x T r s ( f  -  t ) x  sqc(-f* -  -r)x A (f -  t )  6-10
It can be seen that e ,^ tends to zero as Trs(f* — t ) tends to zero, which occurs at
integer n multiples of sub-chips as f* ^ x  + n x T ^ .  Alternative coherent SLL 
discriminators for the DE BOC receiver are shown in Table 6-2.
Table 6-2, SLL discriminators for the DE BOC receiver
Discriminator Error signal Dependency
Decision-
corrected e,* = vv/g/xsgn(vp,,J 
« Ax cos((Z>-(?)|xTrs(f* - t ) x sqc(f* - t ) x  A (f -  r )
Slope 
proportional 
to A
Dot product er^=\V,QiXWio
~ A ^ x COS"((Z) -  (?)xTrs(f* -  t ) x  trc(f* -  r )x  A^( f  -  t )
Slope
proportional
to A^
Normalised Slope 
independent of 
amplitude
T he code phase eiTor fo r the coheren t DE BOC receiver can also determ ined  using a 
decision-d irected  d iscrim inato r as fo llow s.
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= ^^ IIQ ^ sg n {w„i) « AX cos((Z>- (?|X |trc(f* - ^ j jx  t ) 6-11
It can be seen that tends to zero as -  x) tends to zero, which occurs as
f  —> T . Alternative coherent DLL discriminators for the DE BOC receiver are shown 
in Table 6-3.
Table 6-3, Coherent DLL discriminators for the DE BOC receiver
Discriminator Error signal Dependency
Decision-
corrected
«  Ax|cos((z)- (? |X |trc(f* - t ) |x  ( f  - x )
Slope 
proportional 
to A
Dot product
»  A ^x  cos^ ((Z> -  (?)x trc^ ( f " -  r ) x  y^  ( f  -  't )x  A (f  -  r )
Slope
proportional
to A^
Power -  ^’lIL
»  A" xcos^(jZ > ~ (?)x trc '(f‘' - t ) x  A" x - ^ - ^ - x  - A "  x  +  ^ ^ - x
\  K \
Slope
proportional
to A"
Following common practice we update the earner phase estimate with a second order 
loop as follows.
/ç) +
(? <— (? -f- A:, X 4- ^2 X
6-12
is the integrated phase error and ki and k-2 are loop gains which can be adjusted by
the designer. The SLL and DLL loop are updated with independent first order loops 
for the sub-carrier and code delay estimates respectively with an appropriate carrier 
aiding term as follows.
6-13
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and k^, are constants calculated to provide the necessary open loop correction of 
Doppler shift appropriately scaled down to the code rate and sub-carrier rate 
respectively, k^ . and k^  ^ are a loop gains which can be adjusted by the designer.
Assuming the loops are in lock the data estimate, cl for a coherent DE BOC receiver 
is determined as follows.
J  = sgn(vv,„) 6-14
An example acquisition of the DE BOC receiver is shown in Figure 6-6 for a 
BOC(2x/c,/c) signal, derived from Mathcad simulation with equal DLL and SLL 
loop bandwidths, B q l l  = B s l l  = 1 Hz and noise, C / N q = 30 dB-Hz. The initial delay 
offset is set at 2.5 sub-chips and initial phase error of ti/4.
3T
 D L L  error (sub-ch ips)
 SL L  error (sub-ch ips)
 PL L error (rads)
tT  t - tR C
IT I -1R S
100
-  0.5
0 k 500
L oop iterations
Figure 6-6, Example acquisition of the DE BOC receiver {Sou. = fis/,/ = 1 Hz , C/Ng = 30 dB-Hz)
Under loop operations the DLL delay estimate provides unambiguous tracking with 
timing jitter equivalent to that of the underlying PSK modulation (see Equation 4-16). 
The SLL delay estimate z  delivers the full tracking accuracy of the BOC modulation 
given by Equation 4-20, it is however ambiguous, locking to integer sub-chip values.
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Once the loops have settled the ambiguity of the SLL estimate can be resolved 
through the noisier but unambiguous DLL estimate as follows.
= f  -  round XT, 6-15
f  is the corrected delay estimate. Figure 6-7 shows an example acquisition with the 
corrected delay estimate.
3T
 SLL error (sub-ch ips)
 DLL error (sub-chips)
 Corrected delay estim ate
tT  . - I R C
tT  I; —TB
0.5”
"500 400 500100 200L- 0.15j
0 k ,500,
L oop iterations
Figure 6-7, Corrected delay estimate of the DE BOC receiver 
(Boll = ^su. = 1 Hz , C/No = 30 dB-Hz)
6.2 The incoherent BOC double estimator
Incoherent systems are commonly used to deliver robust acquisition and tracking of 
GNSS signals, particularly in weak signal environments. An incoherent system locks 
on to the frequency of the incoming carrier and not the phase. This is achieved by 
maintaining a constant or near constant carrier phase difference across the correlation 
interval. The concept of double estimation, generating sub-carrier and code 
waveforms with independent timing estimates can still be applied. A general
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schematic of the DE BOC receiver is shown in Figure 6-8. Two additional 
correlations are required to enable all three loops to operate with no carrier phase 
dependence.
igi
HO
Carrier sub-Carrier Code OH
QQI
QIQ
n ( r -  t )
Figure 6-8, Incoherent DE BOC receiver
After mixing and integiation over time T  the additional two correlations required for 
an incoherent DE BOC receiver can be written as follows.
M/g/Q = ^  \ ubqc (0  X sin (co^ t + ^}x s ( t -  f  ) x a ( t -  f )dt  
 ^ 0
« Axsin(( -^<ÿ)xtrc('f* -rjx  y ^ { f - T ) x d  
X sin((%r + <^ )x -  f  )x
 ^ 0
« Axsin((^-<^)xTrs(f -r )x A (f -T )x ( /
6-16
T he rate o f  change o f  carrier phase  can be determ ined  by com paring w m  and u;g// w ith 
the coiTelation resu lts from  the nex t epoch  w j u  and w q i / .  T he frequency  eiTor can be 
determ ined  using  the cross-p roduct d iscrim inato r as follow s.
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X W{f, -  w'„i X Wqh ~ A ^ x sin(A^ -  A(Z>)x trc“(f* -  r )x  A ^ { f - T ) x d x d '  6-17
Where the phase difference and estimated phase difference between epochs is
A^ = (p —<j) g_jg
It can be seen that tends to zero with A 0  — A 0 . Incoherent SLL tracking can be 
achieved by expanding the decision directed discriminator as follows.
X sg n (w ,,;  ) +  Wqq, X  sgn(vi^g„ ) 6-19
« Ax(cos((Zl-(^| + |sin(^-^]|)xTrs('f'' - r )x sq c (f* - f j x A ( f - f)
It can be seen that e . tends to zero as Trs(f* -  r )  tends to zero, which occurs at
integer n multiples of sub-chips as ->T + nxT^ .  This is achieved while allowing
for an arbitrary offset between ^ and ^ . Incoherent DLL tracking can be achieved 
by expanding the decision directed discriminator as follows.
= M//;gXsgn(wy;Jxwg;g xsgn(wQij) 6-20
« AX(cos(<z>- +  |sin((gi- (^]|)x|trc(f - r ) |x  ( f - r)
It can be seen that tends to zero as y^ (f -  t ) tends to zero, which occurs as 
f
For updating the loops we assume second-order PLL tracking and first order SLL and 
DLL tracking with appropriate earner Doppler aiding as follows.
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^
f ^ +  ^0
^  <r- ^  + k^x f^ + k ^x  FLL update
f  < r - f  + k^, X f^  + k^^x SLL update
f  <—f  + A '^x/^+ Â:^ Xé'r DLL update
6-21
is the estimated phase error derived by the integrating frequency error e^,  kj and
k2 are loop gains which can be adjusted by the designer. Figure 6-9 shows the 
convergence of all three of the DE loops with an initial frequency error of 1 radian per 
code epoch and a two sub-chip error on the SLL estimate. The DLL estimate is then 
used to correct the SLL estimate in exactly the same way as the coherent DE BOC 
receiver (Equation 6-15).
2.5-
200100 150 250
-  1.933x10 \
250
 Carrier phase change (radians/epoch)
 SLL error (sub-chips)
  DLL error (sub-chips)
Figure 6-9, Example incoherent acquisition = 1 rad
6.3 The DE AltBOC receiver
The extension of DE principle to Alternate BOC (AltBOC) signals provided by Dr 
MS Hodgart requires little change to the theory of the DE BOC receiver. An 
AltBOC(15, 10) signal modulation is intended to combine four PRN code signals in
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the Galileo E5 band. Omitting the data modulation for simplicity the AltBOC signal 
can be written as follows.
6-22Wauboc W = A  ^  [^ 1  “  T )+ 0 2 (r -  r) ]x  s[t -  't)x  + (z)) +
A  X [«1 ( f - T ) - «2 (f -  't)]x ?(f “  t ) x  sinCty^  ^+  ^) +  
A, X — t ) + — t ) ] x  5 (r — f)x  cos(ü^f + ^) — 
A ,  X  [«3  ( f - T ) - « 4  (r  -  t ) ] x  s{t -  t ) x  sin (A ?c^ f +  (Z>)
The upper and lower sidebands of the AltBOC signal can be individually processed as 
separate PSK signals because the code combinations modulate separate upper and 
lower side bands respectively. However, to achieve the full potential of this wideband 
modulation the full bandwidth must be processed. Tracking the full AltBOC 
modulation can be achieved using either the sum of the ai{)  and a2{ ) codes or the 
sum of the as{) and a. (^ ) codes. Con-elating the sum of the flj() and ü4{ ) codes the 
resulting correlations for a coherent DE AltBOC receiver are as follows.
^  l^^ Aimoc (0  X cos(a^f + (^)x s { t - f  )x [a, (f -  f )  + {t -  f)]dt 
 ^ 0
«  2AXcos((Z>-  (?)x trc(f* -  ir)x A (f - r ) x d
^ ^ I lQ  =  h j ‘' ^ M B O c i 0 > < C O s { w Q t  +  ^ ) x s ( t - f ) x [ d ^ { t - f )  +  d ^ ( t - f ) ] d t  
 ^ 0
= 2AX cos((z) -  ^)x  trc ( f  -  r )x  (f -  t ) x  d
1 r
(0  X COs((%f + ^)x  s{t -  f  )x [«3 (/ ~ f)  + «4 {t -  f)]dt
 ^ 0
«  2A X cos((^ -  (^)x Trs(f -  t ) x  A (f - r ) x d
1 7" . .
^QII = — ji^Ai,Boc (0  X s i n ^ f  4- (^)x s { t - f  )x [«3 (f -  f  ) + «4 {t -  f)]dt 
0
«  2A X sin(^ -  ^ ) x  trc(f* -  t ) x  A (f - t ) x d
6-23
These correlations provide equivalent error signals to the DE BOC receiver allowing 
control of all three loops into lock. The SLL delay estimate can then be coirected by 
the DLL estimate as in Equation 6-15.
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6.4 Simulated performance of DE BOC
In Section 5.4 a comparison of the BOC tracking techniques in the literature is given. 
From this analysis, a design trade-off is identified between receiver settling time and 
timing jitter of the delay estimate. Techniques approximating a PSK single 
correlation peak provide an unambiguous rapid loop settling time but at the cost of 
significantly worse receiver timing jitter. Other techniques, such as the BJ algorithm 
can provide the full potential of BOC tracking precision but suffer in terms of loop 
settling times.
The DE BOC receiver is believed to provide the best of both worlds, an unambiguous 
rapid loop settling time while providing the full timing precision available from the 
BOC characteristic. The settling time of the DLL loop follows the desirable single 
coiTelation peak synonymous with PSK modulation, while the SLL loop simply 
settles to the nearest sub-chip offset. The maximum precision of the BOC modulation 
is then achieved by correcting the SLL estimate using the DLL estimate as in 
Equation 6-15.
From Section 5.4 the SSB technique has been shown to provide the best acquisition 
performance and the BJ algorithm the best timing precision. Table 6-4 shows the 
acquisition times of the DE BOC receiver in comparison to the SSB technique and BJ 
algorithm. We are assuming a BOC(6, 1) signal, a earner to noise density of C/No = 
24 dB-Hz, equal DLL and SLL loop bandwidths of B d l l  -  B s l l  = 1 H z  and averaging 
across 20 acquisitions at each time step. The DE BOC receiver is shown to deliver 
acquisition speed equivalent to that of the SSB technique.
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Table 6-4, Acquisition times of the DE BOC receiver, BJ algorithm and the SSB technique for
BOC(6, 1), Bi_ = 1 Hz, C/No = 24 dB-Hz
Initial chip 
offset
1/12 2/12 3/12 4/12
DE BOC 
acquisition 
time (ms)
272 523 620 776
BJ
acquisition 
time (ms)
1009 2327 3481 4754
SSB 
acquisition 
time (ms)
276 527 611 736
DE / SSB 0.99 0.99 1.01 1.05
B J / SSB 3.65 4.42 5.69 6.46
Using Mathcad simulations we can evaluate the timing jitter of the DE in the presence 
of additive Gaussian noise and give comparisons with the theoretical equations given 
in Chapter 4. In all cases we simulate a ‘spacing-limited’ receiver. Figure 6-10 
shows the theoretical and simulated timing jitter for PSK and DE BOC receivers 
across carrier to noise densities from 30 to 50 dB-Hz. We find strong agreement with 
the theoretically derived equations, proving that the precision of DE BOC tracking 
delivers the full potential accuracy of BOC modulation.
PSK-R(l) 
receiver tracking jitter
B ,  = \ H z
JO,
+++ PSK simulated 
PSK theory
E
u ICM  ‘
5 i i ;
I  —p
0 .5-
30 40 45 50
CNdB
Carrier to noise density (dB-Hz)
JO,
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DE BOC(2,l) 
receiver tracking jitter
I.4T
+ + +  B O C (2 ,l) sim ulated 
  BQC(2.1 ) theory
I--
L - b
ISI.1.M  ^
ISLLH TBOC ~ EP 0 .6 -
0.4-
0 .2 -
.M) 40 50
CNdB
C arrier to noise density (dB -H z)
DE BOC(6,l) 
receiver tracking jitter
0.4T
+-t-+ B O C (6 ,i)  sim ulated 
 BOC(6,1 ) theory
ISI.IA 1  
^  0 . 2- -  ~  ESI.I.TBOC ~
CNdB
C arrier to noise density  (dB -H z)
Figure 6-10, Simulations of PSK and DE BOC timing jitter with comparison to theory
Another key performance measure of particular interest is that of the multipath 
performance of the DE BOC receiver. As shown in Section 4.5 the simplest method 
of evaluating the multipath error performance is to consider the effect of a single 
interfering multipath signal with various relative time delays. This provides only a 
worse case analysis of error due to multipath but does provide an adequate 
performance measure with which we can compare BOC tracking schemes. The result 
of this analysis is a multipath error envelope which for conventional receivers is 
dependant on the correlation function and the type of discriminator implemented for
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code tracking. Therefore, to provide a fair comparative basis on which to evaluate 
multipath error envelopes it is important to set equal discriminator spacing.
Figure 6-11 shows the multipath error envelopes of a conventional BOC receiver and 
the DE BOC receiver for a BOC(2,1 ) signal. The DE BOC error envelope is 
computed by analyzing the error of the corrected SLL delay estimate with multipath 
interference. The relative performance of each scheme can be seen by computing the 
running average error across the dataset, shown in Figure 6-12. The pattern of the DE 
BOC multipath envelope broadly follows that of the conventional receiver but does 
show a small improvement (8.2%) across the whole dataset.
©-© Double estimator BOC 
H— I- Conventional BOC
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Figure 6-11, Multipath error envelope of a conventional and DE BOC receiver,
BOC(2,l)
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Figure 6-12, Running average multipath error of a conventional and DE BOC receiver
BOC(2,l)
6.5 The effect of asymmetry
In contrast to the BJ algorithm, asymmetry in the received signal is not believed to 
pose a severe problem for the DE BOC receiver. This is because a DE BOC receiver 
does not rely on peak discrimination and tracks the sub-carrier of the incoming signal 
independently of the code. The DE BOC receiver has no false-lock conditions 
because sub-chip offsets are automatically accounted for in the corrected delay 
estimate. Therefore, asymmetry has no significant effect on the integrity or 
acquisition performance of the DE BOC receiver.
Figure 6-13 shows an example acquisition of the DE BOC receiver with a distorted 
signal created by introducing a quarter sub-chip offset between the sub-carrier and the 
code in the received signal. The received code delay is set to -1 /4  of a sub-chip. 
Therefore, the SLL estimate is biased from the correct delay. However, the effect of 
the sub-carrier is removed from the DLL loop which therefore converges to the 
correct timing location. The SLL bias can be calibrated and corrected by using the 
DLL estimate, which is assumed to be correct. The bias in the BJ algorithm can only
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be resolved if the receiver has the capability of receiving other signals from the same 
satellite or through a complex calibration campaign.
IT I,-1RS
IT I.-IRC k
0 .3 8 4  .
0 k JÎOO,
  SLL error (sub-chips)
  DLL error (sub-chips)
  Corrected error
  -1/4 sub-chip
Figure 6-13, Example acquisition of the DE BOC receiver with asymmetric correlation, 
BOC(2,l), C/No = 24dB Hz, suh-carrier to code offset =T$ /4
The DE BOC receiver can very accurately measure the sub-carrier to code offset, in 
order to correct for asymmetry in the received signal. This is achieved simply by 
averaging the difference between SLL and DLL estimates to remove timing jitter. An 
example of receiver calibration for asymmetric signals is shown in Section 9.2. 
Although calibration of the receiver tracking bias for the BJ algorithm is possible, it is 
certainly more complicated to achieve than calibration of the DE BOC receiver. This 
combined with the risk to BJ receiver integrity proves the DE BOC receiver to be the 
preferred choice, particularly for BOC transmissions with high ratios of sub-carrier 
frequency to code rate.
Further detailed work is continuing at SSTL in order to demonstrate the advantages 
DE BOC receiver with the significantly distorted BOC( 15,2.5) signal from Giove-A.
6.6 Integrity of the DE BOC receiver
The DE BOC receiver provides two independent estimates of the incoming signal 
delay. These estimates can be used to improve the integrity of the receiver’s tracking. 
This is of particular interest in the use of BOC receivers for safety critical
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applications, where an incorrect tracking state due to a signal dropout or slip in BOC 
receiver tracking could have catastrophic results.
The receiver estimated signal to noise ratio is used to indicate when a receiver has lost 
lock on the incoming signal. An example of a signal drop out from an SNR of 15dB 
is shown in Figure 6-14. The raw SNR values are filtered in the receiver to avoid 
dropping the signal while tracking in weak signal conditions. This example uses the 
SSTL SGR receiver’s SNR filter and loss of lock threshold (3dB). The receiver 
declares loss of lock almost half a second after the actual dropout has occurred due to 
the effect of the SNR filtering.
de tec ted  = 0 49 seel
- Loss detcared threshold
8 10 12 14 16 18 20Time (seconds)
Figure 6-14, Loss of lock from 15 dB SNR (SGR Filter)
A slip to an incorrect BOC tracking state cannot be reliably detected using the change 
in the receiver estimated SNR. This is because the difference in peak amplitude from 
the central BOC peak to its adjacent peak can be as small as 0.75 dB for a 
BOC(6x/c,/c) modulation. This small variation in SNR takes a significant amount of 
filtering resulting in a long time to detect an invalid tracking state. In addition, a 0.75 
dB variation in SNR could easily occur through variations the receiver environment, 
multipath or antenna pattern under dynamics.
Figure 6-15 provides an illustration of SNR estimation of a single sub-chip slip after a 
100ms signal outage. After the outage the receiver locks onto an invalid timing 
location with only a small SNR difference (0.75 dB).
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Figure 6-15, Example of receiver SNR estimation of a slip in tracking
The BJ algorithm provides a method by which a receiver can detect a false tracking 
condition. However, the relative peak values also require a significant amount of 
filtering in order to make a correct decision in the presence of noise. As shown in 
Chapter 5.4 the BJ algorithm takes 303 ms to detect a slip in tracking for a 
BOC(2x/c,/c) modulation and 810 ms for a BOC(6x/c ,/c )  modulation. Hence, BOC 
receivers using the BJ algorithm can be in a false lock condition for a significant 
amount of time before it can detect it.
False lock in a BOC receiver causes significant errors in the receiver’s position 
estimate. For example when attempting to receive a BOC(15, 2.5) modulated signal, 
false lock conditions can cause errors ranging from a minimum of 10 m to greater 
than 100 m in the worse case. Therefore, the BJ algorithm is essentially an aposteriori 
test because it must maintain a false condition for an amount of time before detection 
and potential correction of invalid tracking is possible. In our opinion the BJ 
algorithm is therefore unsafe for safety critical applications where the integrity of the 
receiver’s tracking is of vital importance.
The existence of two estimates of the received signal delay present in the DF BOC 
receiver solves the problem of integrity in a BOC receiver. There are no false lock or 
invalid tracking states when operating the DF BOC receiver. The SLL settles to
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integer sub-chip offsets from the coiTect, valid delay estimate. The delay estimate 
derived from the DLL allows correction of the SLL delay estimate wherever the SLL 
has settled to. Therefore, the DE BOC receiver corrected delay estimate, f*" is 
instantaneously corrected for tracking slips of integer sub-chips and the integrity of 
the receiver is never compromised.
6.7 Hardware requirements of the DE BOC receiver
The simplicity of the DE BOC receiver architecture provides an attractive choice of 
the GNSS receiver designer. The DE BOC receiver provides correlator architecture 
compatible with the leading unambiguous BOC search technique with no changes 
required to the receiver haidware. By locking the sub-carrier delay estimate f* to the 
code estimate f  during search (i.e. aligned code and sub-carrier) the preferred SCC 
search technique can be implemented (see Section 5.3). All other proposed BOC 
tracking techniques will require additional hardware resources to become compatible 
with the SCC BOC search technique.
The coixelator hardware required for the leading BOC tracking techniques are shown 
in Table 6-5. The DE BOC receiver and BJ algorithm are both considerably more 
efficient with a receiver’s hardware resource. The DE receiver uses two additional 
multipliers and an additional local oscillator when compared to the BJ algorithm. 
However, the additional multipliers are one-bit and therefore the limiting factor in 
designs will be the number of storage elements used (integrators). The DE receiver 
uses two less integrators per channel than the BJ algorithm and hence provides the 
most efficient use of hardwaie. An example of hardwaie resource utilization in a 
prototype DE BOC receiver is given in Section 8.4.
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Table 6-5, Hardware requirements of BOC tracking techniques
Receiver type Multipliers Integrators Local oscillators Low pass filters
SSB 2xCarrier,
4xCode
4 IxCarrier, 
I xCode
2
MOD (N=4) 2xCaiTier,
ISxCode
18 1 xCarrier, 
1 xCode
0
BJ 2xCarriei‘,
SxCode
8 1 xCanier, 
1 xCode
0
DE 2xCairier,
4xSub-carrier,
6xCode
6 1 xCaniei-,
1 xSub-carrier, 
1 xCode
0
6.8 Summary of the advantages of a DE BOC receiver
As detailed in this chapter the concept of independently tracking the incoming sub­
carrier and code provides a number of performance advantages over the BOC tracking 
schemes given in the literature. These advantages can be summarized as follows.
>  Rapid, smooth and reliable acquisition performance -  The DE BOC receiver 
completely removes the BOC ambiguity providing rapid acquisition 
equivalent to that of a PSK receiver.
>  Precise timing jitter -  Combining independent delay estimates from its SLL 
and DLL the DE BOC receiver provides unambiguous BOC tracking with 
precision equivalent to tracking using traditional early-late gates. In [Bello 
and Fante 2005] the BJ algorithm [Fine and Wilson 1999] is shown to be the 
only other BOC tracking technique which results in no degradation of tracking 
jitter from early-late gates.
>  No integiity issues -  The DE BOC receiver provides unambiguous BOC 
tracking without relying on a peak detection (BJ algorithm) which requires 
careful threshold tuning. This provides a more robust design which can easily 
be corrected for distortions (asymmetry) in the transmitted signal.
>  Automatic slip correction -  The DE BOC receiver maintains a valid delay 
estimate for any sub-chip offset within the correlation interval. This removes 
the risk of maintaining a false-lock condition for a significant period before 
correction.
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Lowest hardware utilization -  The DE BOC receiver provides the most 
efficient use of hardware resources compared to other unambiguous BOC 
tracking techniques.
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7 GNSS signal generators and the Giove-A satellite
In this chapter we discuss hardware implementations of GNSS signal generators. The 
mission and payload of the Giove-A satellite is summarised with emphasis given to 
the SSTL built Galileo signal generator that this research has contributed towards.
The design of a prototype IF GNSS signal generator is then detailed. Stemming ftom 
the original SSTL design, this signal generator has the added capability of 
synthesizing additive noise to the IF signal. These signal generators will be used to 
demonstrate and evaluate receiver performance in Chapter 9. The receiver testing 
using the Galileo signals hom  the Giove-A satellite is described in Chapter 10.
7.1 The Giove-A mission and payload
On the 11 July 2003 SSTL was awarded a 28 million euro contract to construct the 
first Galileo test-bed satellite Giove-A. The Giove-A satellite was successfully 
launched on the 28'*^  of December 2005 from the Baikonur Cosmodrome in 
Kazakhstan, via a Starsem Soyuz-Fregat rocket (see Figure 7-1). Giove-A is the first 
SSTL mission outside low earth orbit (LEO) and was placed in a high-radiation 
environment at 24,000 km altitude with a 14-hour orbit. The satellite weighs in at 660 
kg is 3-axis stabilisation and dimensions of 1.3 m (height) x 1.8 m (width) x 1.65 m 
(depth). Two sun-tracking solar arrays each 1.74 m long provide 700 Watts of 
electrical power to the payload.
The primary mission objectives of Giove-A were to secure the Galileo frequency 
filings and validate key technologies for the final Galileo constellation. The satellite 
carries an environmental payload to measure the radiation and spacecraft charging 
experienced in the Galileo orbit. Also on-board is a experimental GPS receiver 
manufactured by SSTL to demonstrate operation outside the GPS constellation.
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a) b)
Figure 7-1, Giove-A satellite: a) at ESA for environmental testing b) on the launch pad
The payload of the Giove-A satellite is shown in Figure 7-2. The primary payload is 
a fully space qualified signal generator commissioned by ESA. Driven by one of two 
rubidium atomic clocks this payload is capable of producing representative Galileo 
signals in three frequency bands (E l, E5, E6) although only two bands may be 
transmitted at any particular time. The space-qualified units were sourced by ESA 
and are referred to as ‘customer furnished items’ (CEI). In order to remove the 
schedule risk of the CFl Galileo signal generator, SSTL supplied a backup Galileo 
signal generator based on commercial of-the-self (COTS) components. This 
development consists of the navigational message generation unit (NMGU) and the 
modulator, frequency generator and up-converter unit (MFUU). Both units are driven 
by a 10.23MHz reference derived from the atomic clocks.
The NMGU controls the synchronised start of signal transmission with Galileo time 
and provides the navigational message data for all signals being transmitted. The 
MFUU generates representative Galileo spreading codes and sub-carrier modulations 
(BOC) synchronised with the incoming navigational data and up-converts the signal 
to RF. The MFUU is capable of producing representative Galileo signals in three 
frequency bands (E l, E5, E6), although only two bands may be transmitted at any 
particular time.
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Figure 7-2, Baseline payload design for Giove-A [Falcone et al 2006]
The MFUU consists of a modulator and two up-converter units, shown in Figure 7-3. 
The modulator consists of a single radiation tolerant Actel RT54SX72S field 
programmable gate array (FPGA) and two Analog Devices AD9755 digital-to-analog 
converters (DAC), which were radiation tested. The Galileo signal at the DAC output 
is centred at an Intermediate Frequency (IF) of 61.38 MHz, which is then up-
converted and filtered to its respective signal bandwidth.
Intermediate 
Frequency
output RF outputs
E1 -1575 MHz
Analogue 
Devices ADC 
AD9755
Rad tolerant 
Actel 
RT54SX72S 
modulator
E5a-1176 MHz 
E5ID-1207 MHz
E6-1278 MHz
Figure 7-3, MFUU for Giove-A
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The combination of an FPGA and the AD9755 was suggested by Spirent 
Communications, a leading supplier of GNSS signal simulations. The AD9755 has 
two input ports and alternately samples each port converting its value to an analogue 
cuiTent. If the sampling rate of the DAG is set to 4 times the desired signal IF, then 
the time difference between alternating samples is equivalent to 90 deg at the IF. 
Therefore, the in-phase (I) and quadrature (Q) modulation of the carrier can be 
achieved by feeding to the DAC synchronised but unique code sequences each 
modulated with an in-phase IF earner.
The modulation concept is simple and provides and elegant solution for GNSS signal 
generators. Let there be an analogue waveform
u{t)~  Acos((Oof 4-8) 7 -1
or
7 -2«{r) = A  cos(2tc/o? 4- G)
which is then sampled at a r a t e = ^fg  (caiiier frequency). Without loss of 
generality we write the corresponding data sequence from t ~ 0
n [â:] =  u =  A c o s ( 2 7 C / o f 4 - 0 )  7 _ 3
. f  ICK = A cos  1~ 0v 2  ,
If we look at the even numbered samples then 
«[0], u[2] , m[4] ....= 4-Ac o s ( 0 ) ,  - A c o s ( 0 ) ,  4 A c o s ( 0 )  ....
while odd numbered samples are
w[l], w[3] , n[5] ....= -Asin(0), 4-Asin(0), -A sin (0 )....
Even numbered samples can be identified as sign-alternating samples of an I-channel 
modulation. Odd numbered samples can be identified as sign-alternating samples of a 
Q- channel modulation
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We create a parallel input stream with a sampling rate in each of/^,- = 122.76 MHz, so 
that
« [2 fc ]= ( - lf  777i[/c]
ll\lk  + l] = - ( -  l)**^ 777q  [k]
7-4
which gives us a sequence
+mi[0], - 7 7 7 q [ 0 ] ,  -m i[l] , +mQ[l], +m^[2], - / 7 2 q [ 2 ] ,  -mi[3], +mQ[3], +mi[4] ....etc.
Spectrally and with/^ = 61.38 MHz then output sampling rate/^^= 245.52 MHz of the 
DAC supports a spectrum from dc to the Nyquist frequency = 122.76 MHz. 
Figure 7-4 shows a depiction of a BOG modulation being applied in I, and a PSK 
modulation in Q.
/o= 61.38
Figure 7-4
The input sampling rate in either channel/^,. = 122.76 MHz. supports a low pass 
bandwidth up to an input Nyquist late/^ . = 61.38 MHz.
A diagram of the code generation and IF modulation architecture of the MFUU is 
shown in Figure 7-5. In this case, the IF is 61.38 MHz and 122.76 MHz is fed to the
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DAC, which is internally doubled to the desired sampling rate of 245.52 MHz. The 
great benefit of this scheme is of practical implementation. Creating I and Q 
components digitally within the FPGA would require clocking the FPGA at 
245.52 MHz, which is impractical even with the fastest FPGA architectures.
However, the AD9755 supports sampling rates up to 300 MHz and faster DACs are 
available. Using the DAC to introduce the I/Q modulation reduces the required 
FPGA clocking frequency by a factor of 2. Fine amplitude control of the signal is 
achieved through adjusting the 8-bit level passed to the DAC. Even greater amplitude 
control could be achieved if necessary as the AD9755 supports up to 14-bits of input 
precision.
DAC
AD97S5
FPGA
Figure 7-5, Simplified MFUU modulation architecture
The MFUU combines two Galileo navigation signals in a simple QPSK modulation, 
which can be represented as follows.
^QPSK(0  = x c ,{t)Xrf,{t)Xco^{o)j) + Pq XCj {t ) Xd^_{t)x sm (o)j) 7 -5
P, and Pq are the in-phase and quadrature signal powers respectively, <7(t) is the 
navigational data applied to the signal and <2?^ is the L-band earner frequency. If 
a(t) is the PRN coding sequence then
c{t) = a {t)x  sgn[sin(2;r /^O] 
for a BOC modulated signal with sub-carrier f re q u e n c y a n d
7-6
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c{t) -  a{t) 7-7
for PSK modulated signals. A spectrum analyser of the plot of the MFUU Galileo El 
BOC(15, 2.5) signal is shown in Figure 7-6. The Galileo signals generated by the 
SSTL signal chain were verified and tested in the laboratory and in-orbit using the 
Septentrio Galileo experimental test receiver (GETR) [De Wilde et al 2004] [Rooney 
et al 2007].
0OC(1525) L1
1 575420 G H i 
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B O C JSspt
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Figure 7-6, Spectrum analyser plot of the Galileo BOC(15, 2.5) -cosine signal from the MFUU
The MFUU on Giove-A will produce only QPSK signals and is based on Actel anti­
fuse FPGAs, which are one-time programmable. However, this architecture is 
capable of producing all Galileo signals currently specified and representative GPS 
signals for receiver testing. Therefore, a more flexible IF signal generator based 
around a re programmable FPGA has been subsequently produced for this research. 
This IF signal generator (see Figure 7-7), reuses the modulation technique 
implemented in the MFUU and can combine GNSS signals using QPSK, interplex or 
AltBOC modulations as desired for receiver testing.
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Figure 7-7, Bench IF signal generator
An equivalent to the interplex modulation also called modified hexaphase [Ries et al 
2002] intended for Galileo [ESA and GJU 2006], can be produced by the coherent 
adaptive subcarrier modulation (CASM) technique [Dafesh et al 2000]. Equation 7 -  
5 shows a representation of the combination of two signals on a single carrier.
Interplex modulation introduces a third signal, ^ in  the form of a phase modulation as 
follows [Dafesh et al 1999].
= P, xc,(r)xcos(cor + ^(r)) -  x ( f ) x sin(œ/ + ^(r))
= [p, X  c, (0  X  cos(^(r)) -  PqXC2 it) X  sin(^(/))]cos(o)r)
-  [p, xc,0 )xsin (^(r))-F  x c 2(0 xcos(^(0 )]sin((or)
If 0(t) is another switching type signal written as
<9(0 = m x c 2 (0 x c ,(r )  7_9
where m is the modulation index, which determines the relative distribution of the 
transmitter power between the signals and c(r)e  (+ l , - l ) . The resulting modulation is 
equivalent to interplex modulation and can be written as follows.
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P, xc2(0xcos(m )  
-PgXCjCOxsinCm) cos(coO +
0  xc,(0xcos(/?0 
+  Pq X c, (r) X Cj ( / )  X C3 (0 X sin(m) sin(coO
7 -
10
The combination of all three PRN code sequence in the quadrature arm is called the 
inter-modulated product (IMP). It is generally the aim of the designer to minimise 
the power contribution of the IMP as most receivers will not process this combination. 
The relative power levels of the interplex modulated GPS and Galileo signals are 
shown in Table 7-1.
Table 7-1, Relative signal powers of interplex modulated GNSS signals
PRN code 
sequence
Equivalent 
Galileo E l or 
E6 signal
Equivalent 
GPS LI or 
L2 signal
Relative signal powers
Galileo E l and E6 
On = 0.6155)
GPS 
On = 0.66)
Cl A C/A or L2(C) 22.2% 22.2%
C2 B P(Y) 44.4% 40.2%
C3 C M 22.2% 24.2%
C/XCaX C3 - - 11.1% 13.4%
With regard to signal generation, the interplex modulation can be achieved simply by 
adjusting the I and Q levels of the DAC for each of the 8 possible states of the three 
input signals in accordance with the chosen modulation index. Table 7-2 shows the 
mapping of input signal state to 8-bit (0 to 255) DAC amplitude levels for GPS and 
Galileo signals 1. In this representation the value of 127 should be regarded as the 
zero point. The PQ plots of GPS and Galileo signal generated as a result of interplex 
modulation are shown in Figure 7-8 and Figure 7-9 respectively. It can be seen that 
the IMP controls the amplitude of the quadrature contribution in order to maintain 
constant envelope signal.
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Table 7-2 Example DAC amplitude mapping for interplex modulated GNSS signals
Signal state DAC input level
Galileo E l and E6 
{m = 0.6155)
GPS 
(in = 0.66)
Cl C2 C j C l  X  Q X  0 3 I Q I Q
1 1 1 1 127 254 124 254
1 1 -1 247 169 249 161
1 -I 1 -1 7 169 124 0
1 -I 1 127 254 249 93
I 1 -1 127 0 5 161
I 1 247 85 130 254
-1 1 1 7 85 5 93
-1 -1 127 0 130 0
C |( / )  =  + l , C 2 ( 0 = - l ,  
Cj(0 = +1
C,(/) =-1, C,(0 =-1,^ 
Cj(0 = +1
( c , ( 0 = + I ,  C2(/) =  C3(r))
^  (c,(0 = - l ,  Cj(0 = C3(0) 
Figure 7 -8 ,1 Q plots for Galileo interplex modulated signals (/« = 0.6155)
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(c,(0 = +l,C,(0 = C3(0)
c,(0=+l, c,(0 = +l>
^C3(0=~l
C,(0 = +1, C2(0 = - l, 
C3(r) =+l
\
c,(r) = -l, (7,(0 = -0 
. ^ aW = +l ;
c,(0 = -l, c,(r) = +l, 
03(0 = - !
k  (/)= -! , C2(0 = C3(0)
Figure 7 -9 ,1 Q plots for GPS interplex modulated signals (/w = 0.66)
The advantage of interplex modulation is that it is in theory a constant envelope 
modulation. This is important because it allows a single high power amplifier to be 
implemented in the transmitting satellite, removing the need for inefficient combining 
of separate stages [Dafesh et al 2000]. Constant envelope signals also act to mitigate 
the non-linear effects of high power amplifiers, such as spectral re-growth. Therefore, 
despite the power lost in the IMP, interplex claims to provide a very efficient method 
to combine three PRN code signals onto a single carrier. Figure 7-10 shows the result 
of interplexing two B O C (l,l) signals (data and pilot) with a third BOC(10,5) signal, 
using the modulation index, m = 0.825.
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Figure 7-10, Interplex of 2*BO C (l,l) + BOC(10,5) IF signals
The AltBOC modulation will be used by future Galileo satellites to combine four 
PRN code signals onto a single carrier in the Galileo E5 band. The AltBOC 
modulation can be written as follows.
x h ( 0  + c2(r)]x^{r)xcos(6J,/) 7. , ,
+ x[c,(r)-c2(r)]x?(r)xsin(iy^0
+ PB'Xy^(t)+C^(t)]xs(t )xcOS{C0it)
-  Pg x[c3(/)-C4(r)]x.ç(/)xsin(û;,0
s{t), is a in-phase square wave sub-carrier and s{t)  is orthogonal square wave sub­
carrier. The four PRN code sequences have 16 possible combinations, which are used 
to control the phase of the sub-carrier waveform. This is accomplished by producing 
8 phase-shifted versions of the sub-carrier waveform, where the state of the PRN 
sequences determines which is modulated onto the carrier. For implementation in 
hardware, it is simpler to view the AltBOC as an 8-PSK modulation as follows.
(/) = sgn cos(^g  )cos(< y,, /  ) 4 - sgn sin 2;rt +  d . 7-12
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e ( o , ± ^ , ± ^ + 3 ^ )  and T, is the sub-carrier period. 6^
defines the timing of 180° phase reversals of the carrier and 6^ chooses the pair of 
opposite phase points which are hopped between during the chipping interval. 6^ 
and 6g are set by the 16 possible states of the input sequences using a look-up table, 
shown in [Kaplan and Hegarty 2006]. Again, this can be achieved in hardware simply 
by adjusting the I and Q levels of the DAC for each of the 16 possible states of the 
four input signals and the transitions of the sub-carrier (see Appendix I). A spectrum 
analyser plot of an AltBOC( 15,10) signal is shown in Figure 7-11.
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Figure 7-11, AltBOC(15,10) IF signal
7.2 Digital noise synthesis
In order to enable receiver performance testing in various noise conditions we 
synthesise additive noise digitally in the IF signal generator. Dr MS Hodgart 
provided the statistical principles required to precisely control the carrier to noise
density of the source. A representation of the digital noise synthesis 
implemented in the IF signal generator is shown in Figure 7-12.
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Figure 7-12, IF noise synthesis
The representations shown in Figure 7-12 are continuous in time. However, in the 
digital FPGA architecture the signal is necessarily discretized in steps, k. We add an 
integer noise sequence v[k] with known quasi-Gaussian distribution before 
multiplication with the IF carrier. The quasi-Gaussian integer noise sequence is 
created by addition of random numbers generated using a multiplicative congruential 
random number generator developed first in [Lehmer 1951]. Lehmer’s algorithm is 
generally considered the benchmark for random number generation satisfying 
virtually all tests of statistical randomness [Park and Miller 1988]. This elegantly 
simple algorithm can be implemented to generate random numbers z[k] as follows.
z[k + 1] = mod(r x %[/:], q) 7-13
q is called the modulus and is a large prime integer, the multiplier r is an integer in the 
range 2 ^  r < q - l . The operation mod(A:, q) means the remainder after division of x 
by q. The designer must also set an initial value or seed n[0] in the range 
1 < z[o]< q - l . We choose r = 7  ^= 16807, q = 2^' -  I and a seed ji[o] = 1 as 
recommended values used in [Park and Miller 1988] and adopted by the well-known 
mathematical software Matlab. Figure 7-13 shows a histogram of 50,000 normalised 
random numbers generated by Equation 7-13.
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N orm aised  va ue
Figure 7-13, Histogram of 50,000 numbers from the multiplicative congruential random number
generator
A quasi-Gaussian distribution is generated in the IF signal generator by a pipelined 
addition of eight random numbers as follows.
7-14
Figure 7-14 shows a histogram of the quasi-Gaussian distribution derived from 
Modelsim simulation of the IF signal generator VHDL code. The distribution has a 
mean of ^  = 128 (zero for an 8-bit DAC) and a standard deviation of <7 = 24.292.
300
250
200
3  150
100
50 100 150 200 250Noise value
Figure 7-14, Histogram of quasi-Gaussian noise generator (15852 points)
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We define a DAC sampling rate to code rate ratio, and a noise
decimation factor ,where/// is the noise update rate. The PRN code/  J N
sequence with added noise can then be written as follows.
= + 7_j5
Where the notation [ ] denotes an ‘integer’ or ‘floor’ to a real number. The result of 
modulating with a bipolar (±1) IF caiiier running at half the DAC sampling rate can 
then be written as follows.
g[ /c ]= /[ /c ]x(- l /  7-16
Theory presented by Dr MS Hodgart (see Appendix F) derives an effective carrier to 
noise density for the digital noise synthesis as follows.
c /  _ 2 x A ^ x / „  7-17
> 0  “  <7 'N  
2 X DAC
where On is the r.m.s. value of the synthesised noise A is the amplitude level given to 
the PRN code sequence, either +A or —A,
Figure 7-15 shows a spectrum analyser plot of a B O C (l,l) signal produced by the IF 
signal generator with the digital noise generator switched off. The IF signal has a 
centre frequency of 20.46 MHz. Figure 7-16 shows a spectrum analyser plot of a 
B0C(1,1) signal produced by the IF signal generator with the digital noise switched 
on. We choose a noise update rate of 1.023 MHz, A = 1, <7^  = 24.292 and
foAc =81.84 MHz, which equates to a carrier to noise density of 38.4 dB-Hz.
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Figure 7-15, Spectrum analyser plot of B O C (l,l) from IF signal generator with no noise.
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Figure 7-16, Spectrum analyser plot of B O C (l,l) from IF signal generator with noise
(C/No = 38.4dB-Hz).
Receiver performance testing using the IF signal generator across various carrier to 
noise levels in shown in Chapter 9.2.
This chapter has detailed the implementation of GNSS signal generators in hardware. 
The design of the SSTL MFUU Galileo signal generator was outlined and its 
extension to a prototype IF signal generator used by this research. The modulation 
techniques and representations of current and future GNSS signals are detailed with 
implementation examples. Also, the principles of digital noise synthesis for bench 
testing of GNSS receivers are given with application to the IF signal generator.
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This chapter provides a detailed overview of SSTL’s existing receiver designs and 
identifies specific areas of improvement that this project has contributed towards. It is 
necessary to understand the detailed low-level hardware functions of existing GNSS 
space receivers, such as the SSTL receivers in order to address the impact of the 
future GNSS signals and enhancements on the receiver. The design of an 
experimental Prototype Intermediate Frequency (PIF) receiver is detailed. The PIF 
receiver provides a development platform for evaluating acquisition and tracking 
approaches to the new generation of GNSS signals. The choice of components for the 
receiver and the rationale behind them is discussed. Details are also given on the 
frequency plan and sampling scheme for the receiver. Finally, a full description of the 
inner workings of the receiver’s conelator and processor are given with an emphasis 
on the adaptations required for future GNSS signals. The PIF receiver provides a 
demonstration of the DE BOC tracking technique and details on the receiver 
processes required for implementation of this technique are given.
8.1 The SSTL receiver hardware
SSTL produces and supplies a wide range of Space GNSS Receivers (SGRs). These 
receivers are primarily used for their position, velocity and time (PVT) information, 
enabling orbit determination for the parent spacecraft. In recent years the receivers 
have been used to demonstrate novel applications of GNSS in space, such as GNSS 
attitude determination and ocean reflectometry.
Table 8-1 summarizes the SGR range of receivers and highlights the key features of 
individual models.
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Table 8-1, SGR receiver models
Receiver Channels Antennas Mass
(g)
Power
consumption
(W)
Key features / applications
SGR-05 12 I 20 0.8 Miniaturised receiver suitable 
for nano-satellites
SG R -10 24 2 1050 5.3 Established space receiver with 
considerable heritage. 
Enhanced version used for 
GNSS ocean reflectometry
SGR-20 24 4 1150 6.3 Enabled for 3-axis attitude 
determination
SGR-GEO 24 1 or 2 2500 5.0 Suitable for GEO and GTO 
applications
The SGRs are based on a chipset from Zaiiink semiconductors [Zai'link 1999] and 
comprise of an RF front-end, an ASIC correlator and an ARM processor. A block 
diagr am of the key components of the SGR is shown in Figure 8-1. The RF signal is 
received through the use of a Right-Hand Circularly Polarised (RHCP) antenna and 
fed directly into a Low Noise Amplifier (LNA), which effectively sets the noise floor 
for the receiver. This is the most critical amplification stage, because at this point the 
signal is below the thermal noise floor and any noise is amplified along with the 
signal of interest. Therefore, it is important that the noise figure of the LNA is as 
small as possible (< 3 dB) while providing enough gain to raise the signal above the 
thermal noise level (20-30 dB). The LNA also provides filtering to protect against 
saturation from transmitters at other frequencies.
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Figure 8-1, SGR receiver components
The GP2015 chip converts the GPS LI signals (1575.42 MHz) to 4.309 MHz in three 
down-conversion stages, filtering at each stage resulting in a IF bandwidth (1 dB) of 
1.9 MHz. The GP2015 then samples the signal at a rate of 5.714 MHz, which 
translates an image of the negative frequency to 1.405 MHz, as depicted in Figure 
8-2. All mixing ftequencies and the sampling frequency are derived from a 10 MHz 
Temperature Controlled Crystal Oscillator (TCXO).
Image
-1.405 0.455-2.355 -0.455 1.405 2.355 3.36 4.309 5.26 Frequency (MHz)
5.714MHz sampling
Figure 8-2, Frequency plan for GP2015
The signal is quantised to a 2-bit representation with the mapping shown in Table 8-2. 
The IF signal is used to control the Automatic Gain Conüol (AGC) loop, which sets 
the magnitude bit to be high 30% of the time and set the SIGN bit high approximately 
50% of the time. The AGC loop is necessary to account for varying amplifier gains 
and any cable losses. The time constant of the AGC loop is controlled via an external 
capacitor to the GP2015. This time constant must be considerably less than the
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settling time of the receiver’s tracking loops in order track variations in power level 
without compromising the receiver operation.
Table 8-2, 2-bit mapping by the GP2015
Signal level BitO
(SIGN)
Bit 1 
(M AG)
Percent in state 
(%)
-3 0 1 15
-1 0 0 35
+ 1 1 0 35
+3 1 I 15
In the absence of Continuous Wave (CW) interference the distributions across the 
four digital levels given in Table 8-2 are held to within ±1% across a temperature 
range of -50°C to 110°C. However, in the presence of moderate CW interferers this is 
degraded to ±10% [Zarlink 1999]. Figure 8-3 shows a histogram of an example 
distribution of sampled bits from the GP2015.
Percent MAG is set = 2d.612 % 
Percent SIGN is s e t=4Û.018 % 
(114272 samples)
Figure 8-3, Histogram of sampled signals from the GP2015
The 2-bit quantised signal is fed to the GP2021 correlator, which is a dedicated 12- 
channel GPS LI C/A code correlator ASIC, shown in Figure 8-4. SGRs with 24 
channels effectively combine two GP2021 chips interfaced with a single processor. 
The GP2021 has a bus interface, an address decoder and a number of status registers 
to allow debugging of the correlator. The time-base generator produces two 
important interrupt signals, which are used to ensure correct receiver operation. The
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first is a fast rate (<1 ms) interrupt for the accumulators (ACCUM_INT), this is 
necessary to ensure that the essential information required for tracking the incoming 
signal is read by the processor at least once every integration period. The second 
signal is the measurement interrupt (M EA SJN T), which allows the processor to read 
the raw measurement data. This interrupt is necessarily synchronized with the local 
oscillator to provide measurement data for the navigation solution. Both these 
interrupts are derived from and synchronized with the sampling frequency of 
5.714 MHz.
CLK_T— >  
CLKJ 
SAMPCLK 
MICRO CLK
A<9:2>
MULTPHASE
CLOCKS TRACKINGCLOCK REGISTERMODULEGENERATOR CHANNELO
TRACKING 32-BIT BUS D<15:0>MODULE BUS INTERFACECHANNEL 1 CONTROLMEAS INT TMEBASEGENERATORACCUM NT TRACKINGMODULECHANNEL2 STATUSREGISTERSINTERNAL
SAMPCLK
CHANNELSLATCHED SIGNOANDMAGO« f LATCHED 
SIGN1 AND MAGI
POWER
SUPPLY W e"CHANNEL 11
SIGNOANDMAGO- 
SIGN1 AND MAGI -
Figure 8-4, GP2021 block diagram [Zarlink 2001]
The incoming signal is latched and fed to the tracking modules, shown in Figure 8-5. 
Here, locally generated replicas of the caiiier and code are multiplied onto the signal 
and the result is applied to the accumulator every sample period. At the end of the 
integration period the result is latched onto a register to be read by the microprocessor 
before the next dump. The carrier and code signals aie driven by Digitally Controlled 
Oscillators (DCO), which can be updated instantaneously or at the start of each 
integration period. The tracking module has two modes, acquisition and tracking. As 
shown in Figure 8-5 these four results are equivalent to the correlation results derived 
for PSK in Equation 5-7 when the correlator is in tracking mode. In acquisition mode 
the tracking modules produce in-phase and quadrature correlation for a code sequence 
1/2 a chip earlier than the prompt code as in Equation 5-21.
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Figure 8-5, GP2021 tracking module diagram [Zarlink 2001]
The processor uses the inten'upt signals produced by the GP2021 to ensure timely 
access to the correlation results and measurement data. Figure 8-6 depicts the 
inteiTupt driven task structure of the SGR processor. The initialisation involves 
setting up the software and starting the conelator channels running. After 
initialisation the software enables the software interrupts. The fast-rate tracking task 
reads the accumulator values, estimates the navigational data state and updates all 
thiee loops with new estimates of canier and code phase. The lower-rate 
measurement task provides the detailed measurements required to form the navigation 
solution such as reading the carrier, and code DCO values and the necessary counters 
in the correlator. Under these essential tasks priority can be given to the various 
navigational tasks. The two low level tasks encompass the basic acquisition and 
tracking functions of the receiver and therefore are the tasks of interest for this 
research. Knowledge of the low-level processor tasks and correlator architecture is 
necessary in order to appreciate the receiver enhancements required by the future 
GNSS signals.
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Figure 8 -6 , Interrupt service routine for SGR receivers
8.2 SGR acquisition and tracking loops
The implementation of PSK acquisition and tracking loops in the SGR gives us a 
hasis on which to huild and expand to realise the potential of the future GNSS signals. 
Therefore, in this section a detailed review of SGR’s acquisition and tracking loops is 
given, from which we form the basis for the PIF receiver.
In order to judge whether a signal is present or absent the theoretical noise floor of the 
receiver must be calculated. While tracking is achieved this value can also be used to 
estimate the signal to noise ratio of the received signals. The theoretical noise floor of 
the receiver can be determined from statistical analysis of the correlation outputs with 
only thermal noise present at the receiver input. Table 8-3 shows the mean square 
accumulation values taken over one IF carrier cycle.
169
The SGR receivers and the PIF receiver
Table 8-3, Mean square accumulation values over one carrier cycle
Input signal 
from ADC
Result of sine carrier DCO mixing over one cycle Mean
square
-k3 3 6 6 3 -3 -6 -6 -3 22.5
4-1 1 2 2 1 - 1 -2 -2 - 1 2.5
- 1 -1 -2 -2 - 1 1 2 2 1 2.5
-3 -3 -6 -6 -3 -h3 +6 -k6 -k3 22.5
Combining the mean square accumulation values from Table 8-3, with the statistical 
distribution of the input signal from Table 8-2, results in the following theoretical 
noise floor value for one accumulation period T.
= 2 x (0.3X22.5 + 0 .7x 2 .5 )x / ,  x T  = 97,142 8-1
The factor of 2 accounts for the combination of two accumulation values (w/j and wqi) 
that are used to determine the signal power, both of which contribute to the theoretical 
noise floor of the receiver. Figure 8-7 shows the noise floor of the SGR receiver with 
no signal present, the mean square of the I/Q points agrees strongly with the derived 
theoretical noise floor.
Figure 8-7, SGR noise floor with no signal present
The SGR uses a traditional time-domain search across two dimensions: code delay 
and carrier Doppler. The code search is performed by programming the code DCO to
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run slightly faster than the predicted rate (0.8 chip per msec), allowing the received 
and replica codes to slide past each other with time. The presence or absence of a 
signal is determined by through the correlation power given by
SSGR ~  ^^'q I 8-2
The SGR sums the correlation power of two identical PRN codes, one a Vz chip earlier 
than the other. This allows a search rate of 0.8 chips per msec with a minimum 
correlation gain of only -0.7 dB from the peak value.
o
Code error ( 1/2 chips)
CTTV'.I (\n
a) b)
Figure 8 -8 , Plot combined search correlation wssgr (shown in blue)
Signal presence in the SGR is declared if the correlation power is greater than a 
threshold, which is nominally set to twice the receiver’s theoretical noise floor. The 
carrier is searched in 500 Hz frequency bins. This corresponds to a minimum 
correlation gain of -4  dB compared to the peak.
The SGR tracking loops were originally based on the Mitel GPS Architect software, 
which was designed for the ARM60 processor. The Architect code uses a 2"*^  order 
FLL with the cross-product frequency discriminator described in Equation 5-14. In 
order to enable precise delta pseudorange, integrated Doppler measurements and 
applications such as attitude determination through GNSS a PEL is required. In 1999 
the SGR was adapted to use a FLL/PLL combination to acquire and track GPS in
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satellite orbits although it retains the ability to solely use the FLL for more robust 
applications.
The FLL/PLL combination uses a order frequency discriminator to reduce the 
earner frequency error to within the capture range of the FLL. The FLL employs two 
stages; acquiring the signal with a large loop bandwidth (31.25 Hz) and reducing the 
frequency error with a narrower loop bandwidth (1 Hz) FLL. The transition is made 
to the FLL when the estimated frequency error is less than 1 Hz. The SGR FLL uses 
a four quadrant discriminator which determines a frequency error term by 
differencing adjacent 1ms observations, assuming no data transitions have occurred. 
The change between adjacent I and adjacent Q samples can be written as
8-3
■k— \
The sign of the current correlations and their magnitudes provide the choice and sign 
of the error term as follows.
AQ / b r  | 4 | > | G j ,  4  > 0
- A Q  ^ r | / , | > | ( 2 , | , / ,  < 0
Al for\lf^\<\0,\,Q^ > 0
- A l  ,/br|/^.|<|<2,|, <2a- ^ 0
8-4
A block diagiam of a first order FLL is shown in Figure 8-9.
Figure 8-9, First order FLL
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From Figure 8-9 the loop phase estimate can be identified as follows.
0 = x E  8-5s X
TI is the time constant of the first order loop, is the gain of the frequency
discriminator and is the earner DCO gain. This can also be expressed in terms 
of phase error as follows.
0  =  X  ( 0  -  0 )  =  — X  8 - 6s%   ^  ^ sT^  ^
In order to convert to the digital domain there is no unique mapping, but a commonly 
used approximation is [Jordan and Smith 1997]
where A is the sampling or update interval of computation
0  _ ^ fd^ dcqA p  8-8
( z - m  '
or
8 -9
which allows identification with the theory given in Chapter 5 for the FLL, which 
gives a digital loop update equation of the form
8-10
^  ^  ^  + k[Xe^
where
^ _  ^ fd^ dcqA 8-11
r,
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The natural loop frequency and loop bandwidth Bl can then be calculated as 
follows.
 ^j _  ^FD ^  ^ DCO p _ ^  . B , - - 8-12
FLL loop bandwidths of 31.25 Hz and 1 Hz correspond to loop filter values (T/) of 
1/8 and 1/256 respectively. The receiver starts with the wide band filter and if cairier 
lock is declared the narrow band filter is used. The transition between FLL and PLL 
occurs when the frequency error, is estimated to be less than 1 Hz.
The SGR PLL is a 2"^ order loop, a block diagram is shown in Figure 8-10.
DC O
Figure 8-10, Second order PLL
The phase estimate of the second order PLL can then be written as follows.
8-13
sT,
_ ^PD^DCO
sT X
Ti and T2 are time constants, Kp^ is the gain of the frequency discriminator and
is the earner DCO gain. Then converting to the digital domain using the 
approximation given in Equation 8-7 gives
174
The SGR receivers and the PIF receiver
0  = . x | e , + - ^ ] x E.
j
or rearranging
8 -1 5
r, T,
i2
where
p  — 8—160 (z-l)
which allows identification with the theory given in Chapter 5 for the FLL, which 
gives a digital loop update equation of the form
/(|) < -  / ( j )  +  8 -1 7
^  X / ^  +  ^2 X
where
^ _  ^ F D ^ D C O ^  _  ^ F D  ^ D C 0 ^ 2 ^  8 -1 8
T, '  T,
The filter coefficients T; and T2 set the natural loop frequency , the damping factor
^ and loop bandwidth as follows
_ Ik ^ x K^co e^TiXû),, _ (l + 4 x # ') 8-19
®” “ 1/ r, •..................................... .. (8x1)
The designer must consider a trade off at this point between narrowing the loop 
bandwidth to reduce the thermal noise jitter and widening the loop bandwidth in order 
to track accelerations. This depends strongly on the dynamic environment the 
receiver will operate within. Also, in practical systems there is the consideration of 
computational load, the SGR loop design chooses filter values to the nearest power of 
2 to reduce microprocessor burden. The effect of this is to shift the loop paiameters 
away from the desired values. Therefore, if the response parameters of the loop are
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critical, floating-point calculations must be performed within high-speed tracking 
processes.
The maximum rate of change that can cause loss of lock is can be approximated by 
[Gardener 1979]
The SGR loops are designed for a maximum acceleration of 60 Hz/s, however the 
approximation to power of two calculations reduces the maximum to 52.1 Hz/s.
The DLL in the SGR uses the dot product discriminator, which has the following 
error function (repeat from Equation 5-17).
C, =  W„ X W,Q +  Wq, X W gg 8 - 2 1
This discriminator is used in a first order loop as described in Equation 8-10. The 
SGR code DLL has a loop bandwidth of 0.25 Hz. It is only possible for the DLL to 
be first order and employ such narrow loop bandwidths because the DLL receives 
Doppler aiding from the earner loop. The carrier tracks the frequency and/or phase of 
the incoming signal; this is a second order loop and tracks accelerations in the system. 
The estimated Doppler frequency of the carrier can then be applied to the DLL, with 
sufficient scaling to effectively remove the dynamics from the loop and allow first 
order operations.
The scaling is simply the ratio of the code frequency to the L-band carrier 
frequency (1.023 MHz / 1575.42 MHz for standard GPS). If the carrier update is ^  
then the loop update equation with earner aiding becomes
î=î-^k^x  jf) -\-k^ x 8-22
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where
U _  ^CD^DCO^
r.
8-23
Where T / is the time constant of the first order loop, is the gain of the code 
discriminator and is the code DCO gain.
The SGR receiver uses a number of indicators to monitor the quality of the code and 
carrier tracking. The quality of the code tracking is computed by taking running 
average of the correlation power. The SGR code lock indicator can be written as
c^ILi ~ ^dU Ql256
8-24
The signal to noise ratio can then be estimated by comparing this filtered value to the 
receiver’s noise floor as follows.
SNR^fjp =  10 X log ^ C ^'^dU
V ^^SG R  y
(dB-lcHz) 8-25
This represents the signal to noise in a 1 kHz bandwidth (T = 1 ms), to convert to 
standard units of carrier to noise in a 1 Hz bandwidth simply use the following 
translation.
—  -  +10 X logf—N. ( d B - H z )
8-26
While the receiver is tracking in FLL mode the quality of the canier frequency 
hacking is computed by looking at adjacent I and Q samples (assuming no data 
transition). The SGR carrier lock indicator while running a FLL is given by
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^rUF ~ ^rUF ______ QI ' ^  / ^,UF\ 4096
8-27
where W// ' and Wg, ' are the previous correlation results.
When the receiver is in PLL mode the quality of the carrier phase tracking is 
computed by subtracting the con elation power in the quadrature channel from the in- 
phase correlation power. The SGR earner lock indicator while running a PLL is 
given by
^rup -  ^rUp +
[w,,^ -  Wq,^ ) -C ^ u p  ^ 8-28
4096
The current range of SGR receivers have been very successful and still offer an 
attractive product for most space applications. However, the receiver is restricted to 
the capabilities of the now aging Zarlink GPS chipset and requires a more flexible 
architecture to gain the advantages of future GNSS systems.
8.3 PIF receiver hardware and frequency plan
Evaluation of receiver acquisition and tracking algorithms for future GNSS signals is 
desirable at an Intermediate Frequency (IF) due to the ciment lack of RF front-end 
architectures suitable for these signals. The PIF receiver was created in order to 
evaluate the performance of different variations in receiver architectures for the new 
signals and novel acquisition and tracking techniques. In particular, the PIF receiver 
provides a demonstration of the DB BOG receiver and enabled the detailed hardware 
processes and performance of the DE technique to be defined, tested and analyzed.
This project provides a PIF receiver architecture, which will provide the flexibility for 
many new variants of SSTL space receivers, while maintaining the same baseband 
architectural components. Table 8-4 outlines the receiver versions suggested by this 
research as forming the future range of SSTL GNSS receivers. All these receivers are 
based on the baseband receiver architecture provided by the PIF receiver.
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Table 8-4, Predicted future SSTL receiver versions
Receiver
version
Signals
processed
Filter
bandwidth
Sampling
frequency
Application
1 GPS LI 2 MHz 5.7 MHz Single frequency, low  
precision, low bandwidth
2 GPS LI 2 MHz 5.7 MHz Dual frequency, low precision, 
low bandwidthGPS L2
3 GPS LI + 
Galileo El
4 MHz 50 MHz Dual frequency, high 
precision, high bandwidthGPS L5 + 
Galileo E5a 20 MHz
4 GPS LI + 
Galileo El
4 MHz 120 MHz Triple frequency ambiguity 
resolution, ultra-high 
precision, ultra-high 
bandwidth.
GPS L2
GPS L5 + 
Galileo E3a + 
Galileo E5b
55 MHz
The PIF receiver is shown in Figure 8-11 connected to a Zarlink GP2010 RF front- 
end for GPS testing. The IF GNSS signal is fed into the receiver’s 12-bit ADC 
(AD9430), which is a high-speed device from Analogue Devices capable of sampling 
frequencies up to 210 Msps. Normally the ADC and AGC are provided by the 
receivers RF front-end architecture. However, no RF front-ends suitable for the 
signal bandwidth detailed in Table 8-4 were available during this research. Therefore, 
it was necessary to implement a high-speed, multi-bit ADC with large dynamic range 
and perform digital AGC in the correlator section.
incoming 
IF signal
ADC - 
AD9430
Processor - 
ARM7TDM1
FPGA - Xilinx RF front end -
Virtex II Zarlink GP2010_____ j .
Figure 8-11, Prototype IF GNSS receiver
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A Xilinx Virtex II Field Programmable Gate AiTay (FPGA) was used to incorporate 
all correlator functions within a single high-density chip. The FPGA is traditionally 
used as a development platform, allowing the designer to re-program and debug their 
prototype design prior to ASIC manufacture in large volumes (> 100,000 pieces). 
However, GNSS space receivers aie rarely manufactured in large volumes and recent 
advances in FPGA design, increasing capacity, improving radiation tolerance and 
reducing power consumption, make the FPGA a practical platform for GNSS space 
receiver designs. For space applications with extreme radiation environments, the 
FPGA code was designed with the intention of implementation in an Actel RTAX 
series radiation tolerant chip, which is manufactured up to a two million gate capacity. 
FPGA’s are programmed using a Hai'dware Description Language (HDL) allowing 
the following advantages in flexibility over the existing SSTL Space GPS Receiver 
(SGR) design.
>  Absorbing changes to GNSS signal structure -  An FPGA can be reconfigured 
to any future choice of PRN coding sequence, whether it is a stored memory 
code, LFSR based or a concatenated coding scheme [Pratt et al 2004].
>  Flexible tracking techniques -  The FPGA can be configured to allow adaptive 
tracking techniques for BOG, BCS and AltBOC modulation schemes.
>  Architectures with massed correlator channels- The high density of modern 
FPGAs also allows more paiallel search channels to be implemented than 
cuiTent chipsets, vastly reducing the Time To First Fix (TTFF). This is 
especially important for space users, where power restrictions result in 
intermittent usage. More tracking channels can also be useful for space 
applications such as GNSS attitude determination and ocean reflectometry.
>  Fast Fourier Transform (FFT) search -  Future GNSS implement longer PRN 
codes than current civil systems. Combined with the large Doppler range 
necessary for space users, an FFT search becomes essential for future 
receivers (see Chapter 10). Therefore, a number of options for an FPGA 
based FFT acquisition engine are being considered to reduce the 
computational load on the processor and reduce the receivers TTFF.
An ARM? 32-bit Reduced Instruction Set Computer (RISC) is used to perform the 
high-speed receiver processes and low-rate navigational processes. The
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microprocessor of a GNSS receiver is required to perform rapid interrupt driven 
updates to sustain the receiver processes and maintain tracking loops for all receiver 
channels. The processor must also perform navigational processes such as data 
demodulation, frame synchronisation, pseudorange and Doppler formation, all 
essential in order to form a navigational solution. The navigational processes 
generally occur at a relatively sedate speed (1-10 Hz), due to the low data rate of 
GNSS signals, compared to the rapid update (1000 Hz) rate of the receiver tracking 
processes.
The PIF receiver is designed to receive high bandwidth GNSS signals, up to 20 MHz 
bandwidth. The sampling frequency (50 MHz) is chosen in order to enable the 
receiver to process signals fi'om the SSTL IF GNSS signal generator and the SSTL 
MFUU signal generator. The MFUU is capable of producing Galileo signals at an IF 
of 61.38 MHz. The frequency plan for receiving MFUU signals is shown in Figure 
8 - 12 .
Image
-21.38 1,38-1.38 11.38 21.38 51.38 61.38 71.38 Frequency (MHz)
SOMHz sampling
Figure 8-12, Frequency plan for receiving MFUU signals
Sampling the signal at a lower rate than the IF performs digitisation and frequency 
translation in a single step, this is called ‘sampling translation’. When under- 
sampling the IF carrier in this way the designer must be caieful to avoid aliasing with 
other sampled products. To choose a suitable under-sampling frequency first the 
sample rate/^', must satisfy the Nyquist criterion as follows.
8-29
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B is the two-sided signal bandwidth. Then to avoid aliasing while under-sampling, 
the sampling frequency must meet the following criterion [Lyons 2004].
( 2 x / o ) - B  ^  ^  ( 2 x / o ) + . g  g _ 3 Q
m  ^ in +1
where m is an arbitrary positive integer and/o is the down-converted signal centre 
frequency . For under-sampling the prototype IF receiver the MFUU signal, with an 
IF of 61.38 MHz, m = 2 and bandwidth of 20 MHz Equation 8-30 becomes
51.38 > / ,  >47.5 8_31
Therefore, = 50 MHz seems a good choice.
The SSTL IF signal generator is capable of producing GNSS signals at an IF of 
20.46 MHz. If the receiver is sampling at 50 MHz we are now over-sampling the 
signal and the highest fiequency component faithfully represented without aliasing is 
25 MHz fi'om Equation 8-29. Therefore, the receiver can process signal from the IF 
signal generator with bandwidths ±4.54MHz around the carrier or 9.08 MHz two- 
sided bandwidth.
8.4 Correlator design for the PIF receiver
The FPGA coiTelator design is depicted in Figure 8-13. A 2-bit interface to a GPS RF 
front-end is maintained for testing with GPS simulators and real signals. The digital 
h'ont-end reduces the quantisation level of the signal to either a single bit with no gain 
control or two bits with digital AGC dependant on the incoming signal level.
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Figure 8-13,Top level FPGA correlator architecture
The digitised input signals are fed to each tracking channel. System registers are used 
to provide global timing signals and debug modes. Similar to the GP2021 correlator 
two timing signals are sent to processor, a fast rate interrupt for accumulation values 
and a lower rate interrupt from measurement data. Tracking channels have a number 
of associated channel registers, which store raw data from each correlation channel.
A full description of the system and channel registers is given in Appendix G. The 
tracking channel architecture is shown in Figure 8-14. This is equivalent to the DE 
BOG correlator structure shown Figure 6-8.
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Figure 8-14, IF receiver tracking channel
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The number of tracking channels available for the receiver is strongly dependant on 
the size and architectural components of the FPGA chosen. For example, some 
FPGAs have built in multiplier blocks while others will have to synthesise multipliers 
using logic. Therefore, the number of logic gates available to a specific chip only 
gives a very rough estimate of device utilisation. To provide proper comparison one 
must look to into the actual hardware requirements of each channel. Table 8-5 shows 
the hardware requirement for each tracking channel of the PDF receiver with 
comparison against an equivalent PSK tracking channel operating at the same 
sampling rate.
Table 8-5, IF receiver hardware requirements per tracking channel
Components Size Number required per channel
PSK BOC + PSK
Multipliers 4x2 4 8
2 x2 0 4
2x4 2 2
Digitally Controlled 31 bits 2(Carrier and Code 3 (Carrier, Subcarrier
Oscillators (DCO) (frequency resolution = 
23.03 MHz)
DCO’s) and Code DCO’s)
Accumulators 19 bits 4 8
Counters 2 1  bits 
(carrier cycles in 1 0 0 ms)
1 1
2 0  bits 
(subcarrier cycles up to 
10.23MHz)
0 1
2 0  bits 
(code chips up to 
10.23Mcps)
1 1
11 bits
(epoch counter 1ms epochs)
1 1
Registers 31 bits 2(Carrier and Code 3 (Carrier, Subcarrier
(phase register) DCO phase) and Code DCO phase)
The ti'acking channels were synthesised for the Xilinx Virtex II FPGA, implementing 
a single tracking channel and then 2 tracking channels. Then the maximum number 
of channels can be accurately estimated for this family of FPGAs. Table 8-6 shows 
the FPGA utilisation for the Virtex II device. The figure of interest is the number of 4 
input Look-Up-Tables (LUT), which is the resource most readily consumed by an 
increase in channels. From this we can estimate 19 PSK channels or 13 BOG in a 
1 million gate device, 39 PSK or 27 BOG in a 2 million gate device.
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Table 8-6, Xilinx Virtex II FPGA utilisation for PSK and BOC channels
Logic utilisation PSK
1 channel 2  channels
Used Available Utilisation Used Available Utilisation
Number of Slice Flip Flops 684 10,240 6 % 1126 10,240 1 0 %
Number of 4 input LUTs 870 10,240 8 % 1384 10,240 13%
Number of bonded lOBs 8 8 172 51% 8 8 172 51%
Number of MULT 18X18s 2 40 5% 4 40 1 0 %
Number of GCLKs 2 16 1 2 % 2 16 1 2 %
Number of DCMs 1 8 1 2 % 1 8 1 2 %
Number of occupied Slices 653 5,120 1 2 % 833 5,120 16%
Logic utilisation BOC + PSK
Number of Slice Flip Flops 1,041 10,240 1 0 % 1,673 10,240 16%
Number of 4 input LUTs 1,266 10,240 1 2 % 1,996 10,240 19%
Number of bonded lOBs 8 8 172 51% 8 8 172 51%
Number of MULT 18X 18s 2 40 5% 4 40 1 0 %
Number of GCLKs 2 16 1 2 % 2 16 1 2 %
Number of DCMs 1 8 1 2 % 1 8 1 2 %
Number of occupied Slices 941 5,120 18% 1,487 5,120 29%
8.5 Processor design for the PIF receiver
At a low level the processor must calculate the updates and take essential 
measurements from the tracking loops. In addition, the navigational data must also be 
decoded in order to perform a navigational solution.
When acquiring and tracking PSK signals the processor commands the correlator in 
the similar manner as the SSTL SGR receiver. The signal search process is 
performed using a serial code slew, shifting the code in half chip increments. The
frequency is searched in bins y Hz bins, where T  is the integration period.
Comparing the coiTelation given in Equation 8-2 to a threshold value it assesses the 
presence or absence of a PSK signal. When a signal is declared present the carrier 
DCO value is initialised with the frequency of the current search bin and the code 
DCO is initialised with the code offset plus the current frequency offset (Doppler)
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scaled down to the code frequency. The signals are then acquired using a FLL/PLL 
combination for carrier tracking and a DLL for the code tracking. The quality of 
tracking is assessed using the formula given in Equation 8-24 for code tracking, 
Equation 8-27 for frequency tracking and Equation 8-28 for phase tracking.
The PIF receiver acquisition and tracking sequence for PSK signals is shown in 
Figure 8-15.
Called at least once 
a code epoch
New
clump? Return
Suilus = 
Code lock ?
Slew count = 
Code length 
(half chips)?
CrLi > Carrier 
threshold Searcii correlation > 
Search threshold?
CdLi — Code Lack 
indicator 
CrLi -  Carrier Lock 
indicator
Stall
Return
Status = Search
Status = Search
Status = Code lock
Update loops 
Update lock indicators
Slew code a half chip 
Slew count ++
Status = Code and Carrier lock Status = Code lock 
Initialise Carrier DCO 
Initialise Code DCO 
Initialise lock indicators 
CdLi = Loss threshold 
CrLi = 0
Move to next Doppler bin 
Update Carrier DCO Doppler 
Update Code DCO Doppler
Slew count = 0
Figure 8-15, Interrupt driven acquisition and tracking for PSK signals
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When searching for BOC signals the carrier and code bin width is unchanged from 
PSK. Despite this, as described in Section 5.3 we must create a single coiTelation 
peak by combining the in-phase BOC correlations with the quadrature BOC 
correlations as follows.
^^ SBOC = / ^
The IF receiver acquisition and tracking sequence for BOC signals is shown in Figure 
8-16. During the search process the BOC sub-caiTier is kept locked to the code, both 
signals being derived from a common DCO. When a signal is detected, the carrier 
DCO is initialised with the value of the current search bin. The sub-carrier DCO is 
initialised with an appropriate Doppler scaled down to the sub-carrier frequency. The 
code DCO is initialised with the code offset plus estimated Doppler scaled down to 
the code frequency. A command is then sent to the correlator to unleash the sub- 
caiTier. Subsequently the timing of the correlating sub-carrier is based purely on the 
sub-carrier DCO and is independent of the state of the code DCO. A Sub-carrier 
Locked Loop (SLL) must also now be operated to maintain lock on the signal. The 
quality of the sub-carrier phase tracking is computed by subtracting the correlation 
power in the quadrature BOC coirelations (w/q/ and wqqi) from the power of the in- 
phase correlations {wm and wqh). This is similar to the PLL lock indicator where the 
contribution of the quadrature coiTelation is monitored to observe any deviation from 
zero. The sub-carrier lock indicator used in the IF receiver is given by
4096
bU
J
8-33
The quadrature carrier conelations wqu and wqqi are included if operating with 
incoherent FLL carrier tracking.
187
The SGR receivers and the PIF receiver
Called at least once 
a code epoch
Code Icnjih 
(lull'chips)?
SliLI > Sub-
cdLi -  Code Lock 
indicator 
ShLi -  Sith-carrier 
Lock indicator 
crLi -  Carrier Lock 
indicator
Return
Return
Stew code a lull'chip
Status = Code, Siib-caiTier and 
Carrier lock
Move to nest Doppler Inn 
Update Carrier DCO Doppler 
Update Sub-carrier DCO Doppler 
Update Code DCO Doppler
Figure 8-16, Interrupt driven acquisition and tracking sequence for BOC signals
The update equations for the carrier and code loops are based on the SGR loops, 
detailed in Section 8.2. As shown in Chapter 6 the SLL can be kept as a first order 
loop if receiving Doppler aiding from the canier loop. The update equation for the 
SLL is then equivalent to the DLL update (Equation 8-22) with appropriate scaling of 
the Doppler estimate to the rate of the sub-camer. Table 8-7 lists the loop parameters 
and loop update equations used in the IF receiver.
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Table 8-7, Loop parameters and update equations
Loop Update equation Reference Loop bandwidth - 
Damping factor - ^
FLL
^ ^ +  /c, X
Equation 8-10 Bf,=31.25 Hz (wide) 
B/ =1 Hz (narrow)
PLL . 4  /(j) +  (^t)
$  $  -f /C( X +  ^ 2  ^
Equation 8-17 =14.72 Hz 
1.04
SLL Equation 8-22 R sll — ^  Hz
DLL Equation 8-22 B oll=^ H z
This chapter has given a detailed description of the hardware and software of the 
SSTL SGR receivers and the PIF receiver. The PIF receiver, which was created 
during this research, provides a demonstration platform for the DE BOC tracking 
technique. The changes to hardware correlator design and software-tiacking process 
required by future GNSS signal have been outlined in this chapter. In particular the 
adaptations required to implement the DE BOC tracking technique have been 
described. The FPGA-based conelator aichitecture provides future SSTL receivers a 
flexible core capable of receiving and processing the future GNSS signals. The 
extension of this concept to a single FPGA-based GNSS correlator and processor is 
shown in Chapter 10. Testing of the PIF receiver and the DE BOC tracking technique 
is shown in the following chapter.
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This Chapter describes the testing strategy and the results derived from the PIF 
receiver. Firstly, the verification of the receiver design for existing GPS PSK signals 
is described. This was achieved using the SSTL Spirent STR4760 GPS simulator and 
live GPS signals from space. Secondly, a description of testing of PSK and BOC 
signals using the IF signal generator is given. The implementation of the DE BOC 
tracking technique is emphasised with in-depth details of the formation of DE 
measurements and performance testing of this technique. The results are compared 
with theoretical predictions with a detailed explanation of the receivers traeking loops 
necessary for this comparison.
9.1 AGC and GPS testing
Evaluating and verifying the receiver performance for PSK signals is simplified due 
to the eunent availability of GPS simulators. SSTL have thiee such simulators, 
manufactured by Spirent Communications (STR4760 (16 channels), STR4500(12 
channels), STR4775(1 channel)), all of which are hardware simulators capable of 
producing representative RF GPS signals with accurate modelling of the receiver 
environment. A rooftop antenna was also used to verify receiver operation with live 
GPS signals. However, for receiver evaluation the simulator provides far more 
flexibility than live signals. The simulator can be pre-programmed with a scenario 
describing the movement of the receiver and GPS constellation. Changes in receiver 
attitude, accelerations and atmospheric valuations can also be pre-programmed and the 
simulator has the capability to operate in a single channel mode where satellite PRN 
code, signal strength and Doppler offsets can be varied manually.
The Zarlink GP2010 RF front end has an IF output (4.309 MHz) suitable for feeding 
directly to the ADC of the IF receiver. Therefore, this front end was selected to 
enable testing with the SSTL simulators and real live signals. The lab setup is shown 
in Figure 9-1. A PC is used to download, run and monitor the output of the receiver 
through the serial HART interface.
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Live
Spirent 
STR4760 
GPS L1 C/A 
S im ulator
Prototype receiver
Figure 9-1, Prototype receiver GPS PSK test setup
The ADC accepts signals up to 1.3 V peak-to-peak, centred at ground, with 50 ÇÏ 
termination in low gain mode and signals of 0.7V peak-to-peak in high gain mode.
The GP2010 provides a peak-to-peak voltage of between 0.09 V and 0.18 V into a 50 
Ç1 termination. Therefore, the high-gain mode was selected. The signal is quantised 
to 12-bits and output using an offset binary data format (0 to 4095). In order to 
correctly emulate a GNSS receiver, the FPGA correlator in the PIF receiver must 
provide digital AGC (automatic gain control) to adjust for changes in the signal power 
level. Therefore, it is desirable to re-quantise the signal to 2-bits, representing the 
sign (SIGN) and magnitude (MAG) of the incoming signal. The SIGN bit is simply 
taken as the MSB of the data from the ADC.
The MAG is determined by averaging the bottom 1 1-bits of the ADC over a number 
of input samples, effectively setting the response time for the digital AGC. The 
response time of the AGC must be considerably less than the settling time of the 
receiver's tracking loops but large enough to remove noisy measurements. Generally, 
RF front architectures use AGC time constants from 1 ms to 10 ms [Zarlink 2005] 
[Nemerix 2005]. To enable the FPGA to run at high frequencies (>50MHz) the
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number of samples is kept to a power of 2 and the update rate was set to 1.3 ms. The 
distribution of the digital AGC is shown in Figure 9-2.
Percent MAG te se t = 37.305 %
P ercen t SIGN s  se t = 46.832 %
(4356 samples)
Signal level
Figure 9-2, Distribution of digital AGC
Using the mean square accumulation values given in Table 8-3, with the statistical 
distribution given in Figure 9-2, the noise floor of the IF receiver can be calculated as 
follows.
= 2 X (0.37 X 22.5 + ( l -  0.37)x 2.5)x f , x T  = 990,000 9-1
This noise floor value can be verified by measuring the mean square of the I (wm) and 
Q (wqu) correlations when conelating thermal noise at the receiver input. Figure 9-3 
shows I and Q samples taken every second for a ten-minute data set, which through 
many trials was found to achieve good agieement with the theoretical noise floor 
value.
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Figure 9-3, IF receiver noise floor with no signal present (50 MHz sampling)
The typical output of the IF receiver in PSK mode is shown in Figure 9-4. In this case 
2 channels have been implemented and both are tracking the same SV at a signal to 
noise ratio of around 14.4 dB, which by Equation 8-26 {T = 1 ms) corresponds to a 
carrier to noise of 44.4 dB-Hz. Pseudorange is given in metres and integrated carrier 
phase in cycles. The FLL and PLL counts allow us to monitor the acquisition status 
of the signals by counting how many epochs out of a thousand the tracking loop is 
using either FLL or PLL. Other outputs such as the raw correlation values and input 
signal samples may also be output.
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Figure 9-4, Typical PIF receiver output in GPS operation
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The measurement period, a TIC, is 1 / 1 of  a second, although the data is normally 
output every second to reduce loading of the processor. The pseudorange is 
measured by calculating the time of flight of the GNSS signal as follows [Kaplan and 
Hegarty 2006].
Pi (n)  =  c  X  f c  ( n )  -  (n)  )  ( m ) 9-2
Tain) is the time based on the receiver’s clock at epoch n, Tnin) is the time of 
transmission the signal based on the clock of the transmitting satellite i and c is the 
speed of an electromagnetic wave in a vacuum. In a cold start situation, Tr(/?) must 
be a guess, normally Tnin) plus a nominal propagation time. Assuming proper 
synchronisation with the incoming signal, Tnin) is determined from the 20ms and 
1ms epoch counters ( ^nd ), half chip counter ( ) and code DCO phase
(^Dco ) "I milliseconds from the conelator sampled on a TIC. For GPS C/A code the 
transmit time (ms) is calculated as follows.
A more generic approach, applicable to all GNSS signals can be written as
?T, (") -  x% ^) + — X , \ 9—4+ '^Dco Ons)
Ld is the length of one data bit in milliseconds, Xd is the data bit counter, L^is the 
length of one code epoch in milliseconds and A///cis the number of half chips in a 
code epoch.
The integrated carrier phase or integrated Doppler measurement is a measure of the 
number of canier cycles between two measurement intervals. It is formed from the 
carrier cycle counter ( X^ . .^ ) and the carrier DCO phase from the correlator sampled on 
a TIC. The cycle counter is reset every TIC and the fractional phase is determined by
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compaiing the eunent DCO phase to the previous phase value ■ If &  is the 
canier wavelength the integrated canier phase measurement in metres can be written 
as follows.
ICPj — ( ^ c c  "^^DCO ~  ^DCo)^ 9-5
The integrated carrier phase is used to form a precise delta range measurement 
between measurement intervals and velocity measurements. The noise on the carrier 
phase measurements is generally at least two orders of magnitude less than that of the 
equivalent noise on the code phase measurements. The carrier measurements are 
independent of the code phase measurements, therefore, the integrated carrier phase 
can be used to smooth the pseudorange measurements from the code loop.
It was desirable to compare the IF receiver to an SGR receiver tracking the same 
signal source, a ‘zero baseline’ test. This provides a ‘sanity check’ for the new FPGA 
coiTelator architecture, proving the performance of the digital section equivalent to the 
Zarlink chipset. The simulator RF output was fed to an LNA whose output was split 
in two, one end fed to the IF receiver and one end to an SGR receiver with additional 
gain stages bypassed. The difference in RF gains must be kept to a minimum to 
perform a fair comparison. The cable lengths were identical and each receiver uses 
identical RF front-end architectures. Therefore, any variation in signal power can 
only come fr om a difference in the gain stages between the RF front ends. Figure 9-5 
shows the carrier to noise estimated by the two receivers against the output of the 
simulator. There is an average 0.64 dB offset between the receivers due to differences 
in the RF amplifiers. Removing this offset the receivers agree with each other to 
0.118 dB (rms) across the data set.
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Figure 9-5, Zero baseline test between IF receiver and SGR-05
The pseudorange and integrated carrier phase is commonly used in order to measure 
the noise on the code tracking loop, the DLL [De Wilde et al 2004]. The integrated 
carrier phase can be used as a precise delta range measurement because noise on the 
carrier loop is on the order of millimetres, at least two orders of magnitude better than 
the code loop noise (~ 0.3 -  2 m). Therefore, a good estimate of the noise of the code 
loop can be achieved by taking an average of the pseudorange minus the integrated 
carrier phase between measurement intervals. An arbitrary initial offset of carrier 
cycles must also be removed. It can be seen from Figure 9-6 that the noise present on 
the pseudorange minus the integrated carrier phase strongly agrees with theoretical 
predictions for PSK given by Equation 4-16. The variation between channels 
tracking the same incoming signal is shown to negligible (=7 cm).
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Figure 9-6, Pseudorange minus integrated carrier phase
Configuring the receiver to output raw correlation values allows the user to monitor 
the receiver’s ability to decode the navigational data. This is achieved through an I/Q 
plot, from which the phase error can be derived. Figure 9-7 shows an I/Q plot taken 
from the PIF receiver at 45 dB-Hz and 34 dB-Hz carrier to noise. A carrier to noise 
density of 35 dB-Hz corresponds to an r.m.s. signal to noise per correlation of 5 dB 
for an integration period of 1 ms. Sub-frame parity errors in the decoded data occur at 
signal to noise levels less than 5 dB [Mitel 1996], this is illustrated in Figure 9-7 b) 
where noise induces a significant number samples to have incorrect sign at an 
equivalent signal to noise of 4 dB per correlation.
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Figure 9-7, IQ plot from the PIF receiver: a) 45 dB-Hz b) 34 dB-Hz
To evaluate precisely the receiver code tracking performance against theoretically 
derived values we connect the receiver to the bench IF signal generator described in 
Chapter 7. This signal generator is capable of producing an IF GNSS signal with a 
precisely calibrated level of additive noise. Repeating from Equation 7-17 the carrier 
to noise density of the IF signal with digitally synthesized noise is given by
Cy DAC 9-6TV.
where A is the amplitude level given to the PRN code s e q u e n c e , i s  the DAC 
sampling rate, <7^  is the r.m.s. value of the synthesised noise and Kn is the noise 
decimation factor. We choose an IF of 20.46 MHz. a DAC sampling rate of 
foAC = 81.84 MHz and implement a noise Gaussian generator with standard deviation 
of = 24.292. The noise update rate was kept constant at 1.023 MHz
= 80) and the PRN code sequence amplitude, A varied in steps of 0.5 from 1 to
16.5. The carrier to noise of the signal generator given by Equation 9-6 while 
generating a PSK-R(l) signal, is compared with the estimated carrier to noise from 
the IF receiver in Figure 9-8. The measured implementation loss is the sum of losses 
due to a single-bit IF up-conversion, digital to analogue conversion, RF cable loss and 
the conversion back from analogue to a 2-bit digital signal. After correcting for the
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implementation loss the estimated carrier to noise can be seen to very accurately agree 
(0.24 dB r.m.s.) with the corresponding theoretical values.
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Figure 9-8, Comparison of PIF receiver estimated and theoretical carrier to noise densities for
PSK-R(l)
In order to validate these results we measure the code tracking jitter at various CINq 
levels and look for agreement with established theoretical values. The code tracking 
Jitter can then be evaluated by examining the subtraction of pseudorange from the 
integrated carrier phase across a data-set of sufficient size (see Figure 9-6). Figure 
9-9 shows a comparison of the code tracking measured from the receiver with the 
theory given for a coherent PSK DLL given in Equation 4-16. Each point on the 
figure represents a dataset of 8-10 minutes taking readings at 1 Hz. The receiver’s 
code loop bandwidth is set to 1 Hz.
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Figure 9-9, Comparison of PIF receiver estimated and theoretical code tracking jitter for
PSK-R(I)
9.2 BOC measurements and testing
This section describes the demonstration of BOC signal acquisition and tracking using 
the PIF receiver. The measurements taken by the PIF receiver while processing BOC 
signals from the IF signal generator are detailed and results given.
A 2-channel receiver was configured with the first channel implementing the DE 
BOC tracking loops (see Chapter 6) and the second channel using the BJ algorithm 
(see Section 5.4). This allows cross checking between the channels to ensure correct 
tracking states. Acquisition is achieved by the SCC technique (see Section 5.3), 
which provides a single peak for robust signal acquisition.
Assuming proper synchronisation with the incoming signal using the DE BOC 
receiver, the transmit time of the signal, Tnin) can be determined. Similarly to PSK 
transmissions this is achieved by combining the values of the data counters and epoch 
counters, half chip counter and code DCO phase ( ), which can be written as
follows.
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N + T,DCO (ms)
9-7
Hc y
At the time of measurement this is entirely equivalent to the delay estimate from the 
DLL loop of the DE BOC receiver, denoted f . The SLL delay estimate, which locks 
onto an ambiguous integer BOC sub-chip, can be formed using the sub-carrier DCO 
phase ( t^cq) follows.
N
9-8
Hc y
The more precise SLL estimate can then be corrected by the DLL estimate to deliver 
the best estimate of received signal transit time as follows.
(n) = (n) -  round X  71 (ms) 9-9
Ts is a sub-chip. Alternatively the more precise SLL estimate can be used in 
combination with the values of the sub-cairier cycle counter, Xsc to provide an 
integrated sub-carrier phase (ISCP) measurement as follows.
ISCP. — (xgc+ T  DCO — T DCO) x (m) 9-10
t '^^d c o  is the current SLL delay estimate, T*d c o  is the previous SLL estimate and Zsc 
is the sub-cairier wavelength.
As shown in Section 6.5 any distortions in the received BOC signal can compromise 
the reliability of receivers operating the BJ algorithm. In the DE BOC receiver an 
asymmetric correlation function causes a sub-cairier to code offset, which results in a 
non-integer sub-chip offset between the DLL and SLL delay estimate, A small offset 
between the DLL and SLL estimates has been observed on the PIF receiver when 
tracking signals from the IF signal generator. We believe this is due to distortion in
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the signal generator causes an asymmetric BOC correlation function. Asymmetry has 
been observed from both the BOC( 1,1) and BOC( 15,2.5) [Falcone et al 2006] signals 
from Giove-A.
The DE BOC receiver can measure and therefore correct for this asymmetry. Figure 
9-10 shows the measured difference between the DLL estimate and corrected SLL 
estimate (corrected by integer sub-chips).
S u b c a m e r  to  c o d e  o ffse t  = 1 3 3  m
50 100 150 200 250 300 350 400
T im e ( s e c o n d s )
Figure 9-10, Measurement offset due to asymmetric B O C (l,l) signal
Once the DLL and SLL delay offset has been measured the receiver can be calibrated 
for each transmission. The transmit time corrected for asymmetry in the received 
signal can then be written as follows.
xTj (ms) 9-11
is the asymmetry correction for the satellite /. A typical output of the PIF receiver 
while processing a B O C (l,l) signal is shown in Figure 9-11.
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Figure 9-11, Typical PIF receiver display for BOC signals
The IF signal generator was configured to produce a BOC( 1,1) modulated signal. For 
simplicity the same PRN codes were generated as the PSK case, a 1023 chip Gold 
code with a 1 ms repeat period (C/A code S V 1 ). The PIF receiver was configured to 
search for the B O C (l,l) signal in half-chip code steps and 500 Hz frequency bins 
using the SCC BOC search technique. Both the loop bandwidth of SLL and DLL 
tracking loops of the DE BOC receiver channel were set to 1 Hz.
We repeat the test of Figure 9-8, comparing the receiver estimated carrier to noise 
density against theoretical predictions. The carrier to noise of the signal generator 
given by Equation 9-6 while generating a B O C (l,l) signal, is compared with the 
estimated carrier to noise from the IF receiver in Figure 9-12. We choose an IF of 
20.46 MHz, a DAC sampling rate o ffoAC = 81.84 MHz and implement a noise 
Gaussian generator with standard deviation of <7^  = 24.292 . The noise update rate
was kept constant at 1.023MHz {K^ = 80)and the PRN code sequence amplitude, A 
varied in steps of 0.5 from 1 to 16.5. The measured implementation loss is the sum of 
RF cable loss and losses due to the conversion between the analogue and digital 
domain. After correcting for the implementation loss the estimated carrier to noise
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can be seen to precisely agree (0.21 dB r.m.s.) with the corresponding theoretical 
values.
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Figure 9-12, Comparison of PIF receiver estimated and theoretical carrier to noise densities for
B O C (l,l)
The timing jitter of the DLL and SLL loops can be measured by subtracting the 
integrated carrier phase measurement from the delay estimate from each loop. An 
arbitrary bias of carrier cycles must also be removed. An example of the timing Jitter 
of the DLL and SLL loops is shown in Figure 9-13.
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Figure 9-13, Example timing jitter of DLL and SLL loops
The DLL and SLL timing jitter were measured over a range of carrier to noise 
densities. Figure 9-14 shows a comparison of the receiver measured DLL and SLL 
timing jitter with the theory given for a coherent BOC receiver given by Equation 4- 
20. Each point on the figure represents a dataset of 8-10 minutes taking readings at 
Hz. The receiver’s DLL and SLL correlator spacing were equal to a chip and a sub­
chip respectively and both loop had loop bandwidths set to 1 Hz.
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Figure 9-14, Comparison of PIF receiver estimated and theoretical code tracking jitter for 
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10 Single chip GPS and Giove-A receiver
In this chapter we present a demonstration of terrestiial reception and processing of 
PSK signals from the GPS satellites and the B O C (l,l) signal from the Giove-A 
satellite. This was achieved through a prototype FPGA-based GNSS receiver, which 
was developed as an extension of the PIF receiver. The architecture of this receiver is 
described which combines the GNSS correlator and processor functions into an single 
system-on-chip solution suitable for space applications. This design is intended to 
replace the aging chipset in current SSTL SGR receivers. This demonstration 
provides an illustration of the practical challenges faced in receiving Galileo signals 
and implementing the BOC acquisition and tracking techniques developed during this 
research.
10.1 Single chip receiver overview
The heart of any hardware GNSS receiver is its conelator and processor architecture. 
CuiTently most GNSS receivers use Application Specific Integrated Circuit (ASIC) 
chipsets to perform the operations required by the correlator and processor. The mass 
market of teiTestrial GNSS receiver has fueled development into reducing the size and 
power consumption of these chipsets, making a single chip baseband solution 
desirable. SSTL’s SGR receiver uses the Zaiiink chipset, which provides a single 
chip 12-channel receiver or two-chip 24-channel receiver. Similai' chipsets such as 
the SIRFstai'IIA [SiRF 2005] provide a system-on-a-chip (SOC) 12-channel solution. 
Both these chipsets use a separate RF down-conversion stage, which can generally 
compressed into a small low-power package. Therefore, the SOC generally refers to 
the baseband section, providing a conelator and processor with in single ASIC, 
although a few modern ASICs have succeeded in combining the RF and baseband 
sections.
Traditionally FPGAs have been used for development and prototype work because of 
their ability to be reprogrammed. However, modern FPGA architectures, such as the 
Virtex 5 from Xilinx [Xilinx 2005], focus on reducing power consumption. Also,
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many FPGA families prove radiation tolerant designs suitable for the harsh 
environments of space applications. SSTL have for many years operated both 
radiation tolerant and commercial one-time programmable Actel FPGAs in space. 
Re-programmable Actel Pro ASIC FPGAs have also been flown by SSTL and they 
have plans to use the Xilinx Virtex 4 family on future missions. Advances in FPGA 
technology now provide high-density low-power architectures capable of 
consolidating the correlator and processor architectures in a single chip. Therefore, in 
order to break the dependence of SSTL receivers on ASICs and provide a design 
suitable for the new generation of GNSS signal a single-chip FPGA solution is 
desirable.
FPGA families of particular interest are those developed to be compatible with soft­
core processor designs. Actel have developed an Pro ASIC FPGA with the option of a 
32-bit ARM? TDMI soft-core processor. SSTL currently use the ARM? in their 
SGR-05 receiver range and therefore this option was desirable in order to port the 
receiver code to the FPGA. However, this design was not available during this 
research and therefore other soft-core processors were considered.
The LEON project was introduced in October 199?, at European Space Research and 
Technology Centre (ESTEC). This internal project aimed to develop a high- 
performance 32-bit soft-core processor for future European Space Missions. These 
missions required a high-performance low-cost processor and with unrestricted long­
term availability of both components and software tool-chains. The result was the 
LEON soft-core processor, which is free to use under a General-Purpose Licence 
(GPL). The third version of this core is called the LEON3 [Gaisler 2006]. Although 
this version of the core is still under a GPL its support is managed by Gaisler 
Research, who provide a complete range of supporting tools including compilers, 
simulators and debug applications. The architectural components of the LEONS soft­
core are shown in Figure 10-1. An attractive feature of the LEONS is the ability to 
efficiently configure the core components as desired, reducing the FPGA resource 
consumption. The LEONS includes a high-speed S2-bit data bus conforming to the 
Advanced Microprocessor Bus Architecture (AMBA) specification, which is ideal for 
connection to high performance units such as a GNSS correlator. An optional
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floating-point unit is available which is attractive for numerically intense applications 
such as FFT acquisition, Kalman filtering, attitude and orbit determination.
IEEE 754  F loating-Poin t 
Unit7 -8 ta g a  In te g e r  P ipe line
Figure 10-1, LEON3 architectural components [Gaisler 2006]
Supported by SSTL and SSC an undergraduate student project was carried out by 
Antonio Lopes to integrate a basic GPS correlator code with the LEON3 processor in 
a Xilinx Spartan 3 FPGA.
LEON3 Debug Serial
Processor support debug
unit interface
11 [High performance bus |
Bus Memory
controller controller
1
GNSS
Correlator
Bridge Peripheral bus
Spartan 3 FPGA
Serial Timers
interface
RS232 Watch dog
RS232
RF front end 
interface
Read-Only Random-Access
Memory Memory
Figure 10-2, LEON3 processor with GNSS correlator
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The GPS correlator combined with the LEON3 design was synthesized for a Xilinx 
Spartan 3 FPGA and implemented on the NuHorizons SP3-1500 development board. 
Figure 10-3 shows the single-chip receiver connected during testing with the GPS 
simulator.
CAUTION 
PROTOTYPE H A R D «*œ
Xilmx Spartan 3 
FPGA
NuHorizons 
development 
board ZarlinkGP2015 
RF front end
Figure 10-3, GPS testing of the single-chip receiver
Software was written to perform the basic GPS search, acquisition and tracking 
functions mirroring those implemented in the SGR receivers.
10.2 RF front-ends for the single chip receiver
Verification of the single-chip receiver with GPS signals was achieved using the 
Zarlink GP2010 RF front-end, currently used in the SGR receivers. The GP2015 
mixes down the incoming LI band carrier (1575.42 MHz) to a 2-bit sampled IF of 
1.405 MHz (see Figure 10-4). The GP2010 is suitable for the GPS C/A signal, which 
has a PSK-R(l) modulation. However, the low sampling rate and tight IF filter 
(2MHz bandwidth), is insufficient to process the main lobes of the Galileo LI B-t-C 
signal which has a B O C (l,l) modulation.
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Figure 10-4, Frequency plan for GP2015
A major advantage of an FPGA-based GNSS receiver is its flexibility, which enables 
the designer change the RF front-end architecture with no change to the receiver’s 
correlator hardware. Changing the RF front-end requires adapting the sampling rate 
and IF carrier frequency of the GNSS conelator. Increasing the sampling frequency 
of the correlator requires increasing the size of each channel’s accumulators and may 
increase the size of the DCO phase registers. Therefore, increasing the sampling 
frequency reduces the number of channels achievable in a specific FPGA.
In order to process the Galileo B0C(1,1) signal with the single-chip receiver we use 
Nemerix NJ1006A RF front-end [Nemerix 2005], This modern front-end ASIC 
mixes LI band signal down to a 2-bit sampled IF of 4.188 MHz with a 3.5 MHz 3 dB 
filter bandwidth and a sampling frequency of 16.367 MHz (see Figure 10-5). Despite 
almost hipling the sampling rate of the GP2010 front-end the power consumption of 
the modern NJ1006A is actually one tenth of the GP2010, illustrating the advances in 
low-power RF front-end architectures.
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Figure 10-5, Frequency plan for Nemerix NJ1006A RF front end
10.3 Receiving the Galileo B0C(1,1) El signal
Demonstration and evaluation of the acquisition and tracking of the GPS C/A code 
signals was achieved using the SSTL 16-channel GPS simulator rooftop antenna. 
The Galileo signal E l contains three components A, B and C, which are combined 
using Interplex modulation with a modulation index m = 0.6155. Substituting 
m = 0.6155 into Equation 7-8  the Galileo E l signal with normalized power can be 
written as follows.
^E\(0  = ^  (Od (0  -  (0)]cos(ty^,0
+ (Od (O) + (0^£,c (0]sin(<y^,r)
10-1
The open service (B + C) signals are to be transmitted with either a B O C (l,l) or 
M B 0C (6,1,1/11) modulation. It is important to note that the data component, B and 
the pilot component, C are transmitted on the same carrier component. The 
modulation I/Q plot shown in Figure 10-6 provides an insight into the effect of the 
interplex modulation. The inter-modulation term is used to control the level of the 
quadrature contribution in order to maintain a constant amplitude. However, from the 
receiver point of view it is unlikely that the receiver has the capability or has access to 
the E l A component, which is a PRS signal. Looking from a receiver perspective, 
without the A component there is no quadrature contribution as shown in Figure 10-7.
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Figure 10-6,1/Q plot of Galileo E l signal with code states (ignoring data modulation, m = 0.6155)
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Figure 10-7, FQ plot of Galileo E l signal from the receiver perspective 
(ignoring the A component and data modulation, m = 0.6155)
For the Galileo E l signals 55.5 percent of the transmitted power is given to the A 
component and inter-modulated product. The remaining 44.4 percent is split equally 
between the B and C components. Code combinations correlating the addition or 
subtraction of the B and C components can be used to recover all of the 44.4 percent 
of transmitter power given to these components. This is of particular importance for 
high-sensitivity receivers or those operating in weak signal environments. Addition 
or subtraction of codes can be performed prior to the accumulation in the correlator in 
order as in [Mattos 2005]. Equally the codes may be individually correlated and
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summed after the accumulation process. Both techniques require knowledge of the 
polarity of the secondary code of the C components in order to recover all of 
transmitted power and decode the navigational data bit. In this research we have 
avoided using code combinations because applications for patent protection have been 
filed for these techniques. Avoiding code combinations also enabled comparison 
between the single-chip receiver and the Septentrio Galileo experimental test receiver 
(GETR) [De Wilde et al 2004].
The single chip receiver was configured to receive the Galileo E l B data modulated 
signal component. The B component has a chipping rate of 1.023 MHz and a code 
length of 4092 chips, which results in a 4ms repeat period or code epoch. The code 
epoch is also equal to the symbol period of the navigational data, which is therefore 
modulated at a rate of 250 sps. The current Galileo E l specification defines codes, 
which must be stored in receiver memory. These memory codes designed to provide 
balanced codes with low cross-correlation values. However, the codes transmitted by 
Giove-A are based on Gold codes, which are generated by shift register polynomials 
(see Figure 3-4). These codes were designed to be representative of Galileo signals 
but were not intended for public and have not been officially released. However, 
researchers and engineers first in the USA at Stanford University and in [Psiaki et al 
2006] have managed to decode the transmitted PRN code sequences generally 
tlii'ough the use of high-gain antennas.. Since then, researchers in France have also 
managed to decode the Giove-A PRN code. Table 10-1 shows the publicly known 
generator polynomial for the Galileo El signal transmitted by Giove-A.
Table 10-1, Galileo E l PRN codes on Giove-A
Signal Code length 
ms (chips)
Generator
polynom ial
(hexadecim al)
Start value 
(hexadecim al)
Secondary 
code length
Secondary code  
bit pattern 
(hexadecim al)
1 2
E l B 4 (4 0 9 2 ) 26B1 31E1 1B83 1 -
E l C 8 (8 1 8 4 ) 201B 26B1 1983 25 7015B2
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For simplicity we maintain the simple serial search. When integrating across a I ms 
code period (GPS C/A) the approximate search time is 20.46sec (±5 kHz search) 
assuming half-chip steps in delay and 500 Hz frequency bins. Integrating across a 
4 ms code period (Galileo E l B) results in an equivalent seai'ch time of 1309 seconds 
or 21.8 minutes. Clearly this is an unacceptable length of time to search for the 
signal. A solution is to short-cycle the code and conelate a 1 ms section of the code 
for acquisition. When sub-dividing into four 1ms chunks, four code shifts aie 
searched every code epoch (4 ms). Therefore, the seai'ch time is only increased by the 
number of chips to be searched, a factor of 4 compared to 1ms integration. Short- 
cycling the code results in an approximate search time of 81.84 seconds or 1.364 
minutes, which is acceptable for most applications. If further reductions in search 
time are required the receiver must devote additional correlation channels to the 
seai'ch or implement an FFT search algorithm.
Table 10-2, Search times
Signal Code
period
(s)
Integration
period
(s)
(A)
Number of 
half-chip code 
shifts 
required 
(B)
Number of 
frequency bins 
(±5kH z  
search)
(C)
Search time 
(s) 
(AxBxC)
GPS C/A 0.001 0.001 2046 10 20.46
Galileo E l B 0.004 0.004 8184 40 1309
Galileo E l B 0.004 0.001 8184 10 81.84
Estimation of the quality of the Giove-A signal has been earned out under ESA 
contract using the Septentrio GETR receiver. This receiver estimates the separate 
caiTier to noise densities for the Galileo E l B and C components. The results of 
monitoring the receiver-estimated carrier to noise against the elevation of the Giove-A 
satellite were presented in [Falcone et al 2006].
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On the 26'^ of June 2006, the SSTL rooftop antenna was used to receive the Glove A 
El B signal with the single-chip receiver. Figure 10-8 shows the elevation and 
azimuth of the satellite pass on June 26"’ derived from STK simulation.
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Figure 10-8, Elevation and azimuth of the Giove-A pass on the 26“' of June 2006
The signal was successfully acquired at 19:57, the receiver estimated carrier to noise 
density as 45 dB-Hz. This figure agrees well with the results from the Septentrio 
GETR receiver. The receiver was configured to track the phase of the incoming 
carrier, the IQ plot taken from Giove-A tracking is shown in Figure 10-9.
lEstimated carrier to noise density = 45 07 dB-Hz
#
-2 -15  -1 0 5  0 0 5  I 15  2
Figure 10-9, I/Q plot taken from Giove-A while in PLL mode
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The receiver successfully acquired and tracked the Giove-A B O C (l,l) signal with 
both DE BOC receiver technique and the BJ algorithm. Both tracking schemes were 
able to maintain lock on the central peak of the B O C (l,l) coiTelation.
The single chip receiver provides SSTL with a compact flexible correlator and 
processor architecture for future missions. The receiver has been demonstrated with 
of both GPS PSK signals and the Giove-A B O C (l,l) signals. As part of their ongoing 
investment in this research SSTL are currently adapting the single chip receiver 
design to track the Giove-A BOC(15,2.5) signal. This demonstration is intended to 
prove the advantages of the DB BOC receiver for signal with significant distortion 
(asymmetry).
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11 Discussion, conciusions and future work
This chapter provides a synopsis of the contributions made by this research and 
suggestions on areas of future work in this area. Firstly the contributions aie 
described, which due to the strong practical emphasis of this research contain 
industrial contributions as well as academic. Following this the suggestions for future 
work are given, which are also contrived for both industry and academia.
11.1 Academic contributions
The core academic contributions of this research are based around the reception of 
BOC modulated signals.
In Chapter 4 the advantages and disadvantages of BOC modulated signals are detailed 
and analyzed. A simply derived yet accurate model for the theoretical timing jitter of 
BOC systems is given. This allowed derivations for the cosine BOC timing jitter, 
which have not yet been produced in the literature. A fair comparative analysis of the 
timing jitter and multipath eiTor performance between BOC and PSK modulations is 
given. This analysis differs significantly from those given in the literature comparing 
each signal from the perspective of occupied bandwidth of the signal, rather than a 
predetermined signal specification. Although there are many political pressures and 
influences involved in GNSS signal definition, it is important to realize that 
considering the occupied bandwidth of the signal BOC modulation does not provide 
significant performance benefits compared with PSK. BOC modulation provides only 
a small benefit in timing jitter (3 dB maximum), potentially worse multipath 
performance and can introduce acquisition and tracking problems for the receiver.
The fundamental advantage of BOC modulation is to enable spectral separation 
between signals within an allocated spectral bandwidth. BOC modulation therefore 
allows efficient use of spectral bandwidth while minimizing interference.
Chapter 5 details the theory of search, acquisition and tracking of PSK and BOC 
modulated signals. Although the theory for PSK systems is well established, a full 
comparative analysis of BOC search and tracking techniques has not yet been
218
Discussion, conclusions and future work
produced. This chapter draws on the techniques proposed in the literature for BOC 
search and tracking and provides a comparative analysis considering both 
performance measures and the receiver hardware impact. The sub-carrier 
cancellation technique [Heiries et al 2004] is found to be the leading BOC seaich 
technique, considering seaich performance, hardware impact and compatibility with 
BOC tracking techniques. The bump-jumping (BJ) algorithm [Fine and Wilson 1999] 
is found to deliver the maximum timing precision achievable from the BOC 
modulation and is the most efficient in terms of hardware resources. The single side 
band tiacking technique [Martin et al 2003] and smooth multiple gate discriminator 
[Bello and Faute 2005] provide the most robust acquisition and tracking performance 
but are less efficient with hardware resource and have severely degraded timing 
precision.
The issue of integrity of the BJ algorithm in presence of signal distortion and 
multipath inference has been analyzed. The results show that both distortion and 
multipath inference can compromise the performance and reliability of receivers using 
the BJ algorithm. This approach to solving the BOC ambiguity problem is therefore 
not suitable for high-integrity applications.
From Chapter 5 we identify two distinct types of BOC tracking scheme. The first 
type preserves the full timing precision but has false-lock conditions resulting in 
potentially degraded acquisition performance and unreliable operation. The second 
type provides robust reliable acquisition and tracking but has a significant reduction in 
timing sensitivity. In Chapter 6 the double estimation (DE) BOC tracking technique 
is detailed. This tracking technique is an entirely novel contribution to this field of 
GNSS and as such forms much of the academic contributions of this research. The 
DE tr acking technique is shown to provide the full timing precision of the BOC 
modulated GNSS signal, while maintaining robust acquisition and tracking. The DE 
technique is more efficient with hardware resource than the BJ algorithm and in 
simulation shows a small improvement in multipath performance.
The DE technique has no false-lock conditions within its discriminator function. 
Therefore, the integrity of a DE BOC receiver is less sensitive to inferring multipath 
signals and distortions in the correlation function. In addition, slips in receiver
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tracking can be automatically corrected, without the need for the a posteriori false- 
lock detection synonymous with the BJ algorithm. This reseaich has identified the 
effect of asymmetry in the received BOC spectrum and detailed the impact on 
receiver tracking techniques. The DE technique is shown to be more robust to 
distortions in the received spectrum when compared to the BJ algorithm.
The DE technique shows many advantages over the existing BOC tracking technique 
particularly for high-accuracy and high-integrity applications. We hope this will 
result in the DE technique will become widely accepted and used in future GPS and 
Galileo receiver designs.
11.2 Practical contributions
This research has made a number of practical contributions and provided 
demonstrations of signal generators and receivers for the next generation of GNSS 
signals.
In Chapter 7 the architecture of the signal generator on-board the Giove-A satellite is 
detailed. This ai'chitecture is capable of producing every GNSS signal cuiTently 
specified for the future systems. The modulation of method of producing the in-phase 
and quadrature earner modulation in the DAC reduces the fundamental sampling 
frequency of the FPGA baseband modulation by a factor of two.
Chapter 8 and 9 describe the contributions of this research to the SSTL receiver 
design in the form of the prototype intermediate frequency  PIF receiver and the single 
chip receiver respectively. Both these receiver designs ai*e based on re-programmable 
FPGAs. The move to FPGA based receiver architecture provides a number of 
advantages for future GNSS receivers. The most obvious advantages of FPGA based 
receivers are removing the risk of obsolescence of chipsets, providing flexibility to 
receiver designs and the option of radiation tolerant architectures. The option of 
radiation tolerance is of particular importance to space receivers, which commonly 
operate in extreme environments.
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The prototype receiver designs developed during this research provided practical 
demonstration of the DE BOC tracking technique. Through these demonstrations the 
techniques required to implement the DE technique in hardware were developed. The 
demonstrations also act to further our confidence in the theory developed during the 
research and models developed in order to simulate receiver operation.
11.3 Future Work
This research has resulted in the development of a theoretical novelty, namely the 
double-estimating (DE) BOC receiver. During this research this technique has been 
demonstrated with rigorous tests in both simulation and with practical receiver 
designs. The DE BOC tracking technique has been shown to be prefeired choice of 
tracking scheme for BOC modulated GNSS signals with a natural extension to the 
Galileo AltBOC signal given. One area of further research on the DE BOC receiver is 
the extension of the DE technique to MBOC signals. This extension is currently 
being developed by Dr Hodgart with the expectation of filing a second patent 
application in the near future.
The multipath performance of the DE BOC tracking technique has been assessed in 
this thesis for standard correlator and nanow correlation techniques. It seems cleai' 
that the DE technique can be generalized to other forms of current multipath 
mitigation techniques, such as double-delta coiTelators and the early-late slope 
technique, the performance of such schemes with DE tracking is however yet to be 
determined.
The strong practical emphasis of this research has resulted in development of both 
GNSS transmitter and receiver architectures. SSTL are cuiTently further developing 
the single-chip receiver in order to demonstrate the DE BOC tracking technique on 
the BOC(15, 2.5) signal from Giove-A. The aim of this work will be to fully 
characterize the effect of distortion of the transmitter and the receiver front-end filters 
on the tracking of high-rate BOC signals and hence the advantages of the DE tracking 
technique.
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As detailed in Chapter 8 the FPGA-based correlator and processor architecture are 
cuiTently under consideration for future SSTL receiver designs. Many space 
applications require GNSS receiver hardwaie that is application specific, radiation 
tolerant and flexible. Therefore, FPGA-based receivers provide the ideal solution for 
space GNSS receivers.
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A Tiered codes for GPS modernisation and Gaiiieo
Conceived initially for the new GPS L5 signal, tiered codes are to be broadcast by 
both GPS modernised and Galileo signals. A tiered system overlays the fast changing 
PRN sequence, which is denoted the primary code, with a secondary code whose bit 
period is equal to one primary code epoch. The secondary code length is then chosen 
such that the secondary code period is equal to one symbol period of the navigational 
data stream (Figure A-1). The aim is to rapidly eliminate the ambiguity that initially 
exists in locating the PRN code epoch relative to the longer length data transitions.
GNSS receivers can detect 180° phase shifts of the incoming carrier due to a 
secondar y code or navigational data bit flip. The secondary code is known and 
therefore, its bit pattern can be searched for. Once detected, this sequence can be used 
to accurately predict the navigational data transitions and true PLL discriminators 
used in the tracking loops.
Prim ary  code 
(N  ch ips  long)
S econdary  code  
(M  cliips long)
N avigational 
d a ta  (K  sps)
J IT L * * *
N chips X /,K)------------------------------1>
J IT L * * » # # #
# # #
^  M X (N chips X f, )
S ym bo l period 
=  (1 /  K) sec 
<J--------------- -------------- h
Figure À-1, Tiered code hierarchical structure
The secondary codes are typically less than 100 bits long, in order to maintain an 
acceptable data rate and therefore can have significant cross correlation magnitudes. 
To minimise this they are chosen from families of codes that have good 
synchronisation properties, meaning, the absolute value of their cross-correlation is 
small. For short secondary codes, up to 13 bits long, the unique Barker or Willard 
codes can be used. However, for long sequences, up to 100 bits long, Newman / 
Hofman sequences are used.
In general terms, a tiered code can be written
A-1
Tiered codes fo r  GPS modernisation and Galileo 
«T ( 0  n t p  m t s  ) A-1
where ap{t) is the primary code repeating every tp = N x t ^  sec, and as{t) is the 
secondary code repeating every = M sec, as follows.
7=1
k^ M
a s ( t ) = J ] ^ s P s ( f - k t p )
Op G (-1,+1) is the primary code PRN sequence counting over 1 < j  < N  ,
Og G (-1,+1) is the secondary sequence counting over \ < k < M ,  Pp{t) and 
it) are ideal rectangular pulses of width and tp , respectively.
A-2
B Mathcad simulations of PSK and BOC
A number of software packages are currently available for theoretical modelling and 
evaluation of GNSS algorithms. The Mathworks Matlab package is generally 
favoured for analysis and plotting of sampled data, and was used to generate plots of 
the data generated by the receiver. However, during this research the Mathsoft 
Mathcad package was favoured for modelling and comparative analysis of the various 
GNSS receiver algorithms. This powerful tool provides a see-at-a-glance 
environment to the designer where all the operations of a representative GNSS 
receiver can be displayed on a single console screen.
B .l Received signal representations
Consistent with the theory given in Chapter 5, received PSK signals down-converted 
to a suitable IF frequency were modelled as follows.
II PSK (t) = A x  cos(û?q/ + ^ ) x a ( t - T ) x d  + v(r) B-1
A is the amplitude of the signal, û)q is the centre frequency of the IF signal, a(t) is the 
PRN code sequence and d  is the navigational data, x is the time delay of the code, <j> is 
a general phase shift and v(/) is additive white Gaussian noise. In Appendix C, Dr 
Hodgart provides the necessary theory to set v{t) in order to vary the carrier to noise 
density of the incoming signal and loop parameters of the simulation.
A single multipath PSK interférer was modelled using a addition of the received direct 
and multipath signal, which can be written as follows.
UpsK(t) = A x cos(û)ç^t + ip)xa(t - 'U )x d  g _2
+ a x [ A x  cos{cO( t^ + < / } ) x a { t - T - S ) x d ]
a is the coefficient of reflection, which in all analysis presented here is assumed to be 
a  = 0.5. Ô is time delay of the multipath signal with respect to the direct signal.
B-1
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Similarly a single received BOC signal was modelled as follows.
,(t) = A x  c o s ( q , /  + (Z>) X -  r )  X a  ( r  -  r )  X ^/ +  v (r  ) g .3
s(t) is the BOC sub-caiTier w aveform . T he m ultipath  BOC m odel is then
uBO C'(t) = Axcosico^t + (p)xs(t - t )x a{t - t ) x d  3.4
+ ax[Axcos{û )ct  + ( / > ) x s { t - T - S ) x a ( t - T - S ) x d ]
Simulation of multiple interfering signals was also modelled, again simply using the 
linear addition of signals.
B.2 Example simulation
In order to demonstrate the format of the simulations and the flow in Mathcad we use 
the PSK model. The extensions to BOC and the various tracking schemes given in 
Chapters 5 and 6 are then elementary as they follow the same simulation flow. In the 
following PSK example a 15 chip PRN code spreading sequence is used to reduce the 
simulation time. Full-length code simulations were carried out for all techniques 
presented in this thesis. However, using a shorter codes allows rapid initial evaluation 
of receiver algorithms provided noise levels and loop bandwidths are adjusted 
accordingly.
The sampling rate of the simulations was generally set to be much greater than 
required in order to remove any sampling dependant effects. However, care was 
always taken to insure the sampling frequency is not a multiple of the code rate, 
which is clearly detrimental to receiver operation.
Time in the simulation in engineering units of quarter chips. Notice the familiar 
notation of the integration results, vv//, wiq , wqi (same as chapter 5). The earner PLL 
is second order and the code DLL is first order.
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c Analogue and digital DLL formulas
This appendix was kindly supplied by Dr Hodgart and provides the formulas used to 
simulate additive noise to GNSS signals.
C .l Introduction
Necessary formulas for the triple loop PLL + SLL + DLL aie presented derived by 
inference from real time pulse detection
Suggested nomenclature
PLL phase lock loop for carrier (may be replaced by FLL )
SLL subcarrier lock loop
DLL delay lock loop -  for tracking the code
The loop creates two time estimates - one from the DLL effectively ignoring the sub- 
caiTier modulation,
We simplify first by just looking at the low pass waveforms -carrier phase analysis is 
ignored.
Instead of a code sequence a(t) we have a BOC sequence
Z?(r - 1) = 6z(f -  T)x f  (f - 1) Q _ i
where s(t) is a squaied up sine wave ( or an actual sinewave in LOG)
Because of necessity to describe noise at various points we have had to change 
symbols to describe input.
Our actual signal input is the in-phase channel only here
yj (r) = AZ?(r -  t) + Vi (0 c-2
which the SLL and the DLL then test with independent delay estimates
L i W x
where
0
a ( t - x )
S { i - ï \
C-3
dr
C-1
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t - C-4
The coiïelation
I ^—  jfl(r -  %)a(t -  t)dr = A(x -  t)
G 0
w here A has usual w id th  +/- T ^ and un it he igh t A lso  form  
the coiTelation
and gives a discriminator chaiacteristic
With conventional gate width To = Tc then discriminator slope = 2/T,^ 
Looking at actual outputs
A  1
i^iQ -  J -  x)o (r -  x)dr + jw(r)o(r -x)dr = A \f (x - 1) +
G 0 G 0
where \  has slope 2/TC after setting gate width TD = TC
Jfl(/-x)x5(r-r)x
‘ G  0
Tr. f
dt
j«(r)x
G 0
C-5
C-6
C-7
C-8
Knowing that the loops are able to proceed independently we can in theory set 
X = X and consider variation of above as only between x and x
( \ A 1 ^Ziii(x* = X, x)= —;— Jrz(r — x)x fl(r — x)df H jn(r)x  o(r — x)dr
G 0
or
=x,x)= AA(f) +
G
Win
C-9
C IO
I \ A 1—  jfl(r — x)x Gf (r — x)dr 4 jn(r)x o (r — x)drTn i  Tn »G 0
C-11
C-2
Analogue and digital DLL formulas
Or
ZlIQ(^ * A \ ( t )  +  Vl/jjQ
which allows the evaluation of error exactly as if this was PSK tiansmission.
C-12
z„j(r) = A A(r) + vt;„,(0
The system representation may be shown as
A n (0 Z „ ,a ) = /1 A W + M ', i i«  z „ g { f ) = A \( r ) + H '„ Q ( r )
i  I
white
noise
delay 7^
peak
detect&
gate
filter 
h{t)oc n (f)
C-3
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C.2 Linear system equivalent
An(0
l/Tr
z ( t )  =  A V O  +  m'iiqW 
output = signal + noisewhitenoise
«(/)
We specifically identify a rectangulai' puise of amplitude A and width Tç, in presence
of white noise of one-sided density T|. We also set
This filter representation of the processing system allows an immediate evaluation of 
timing error. A noise sample w = Wj,q converts to a timing error e by the elementary 
relation of reflection though the slope dz/dt on the zero crossing in z.
_ÎL_ C-13e = dz/"dt
and the mean square timing jitter
'  '  Idz
C-14
The basic system theory which is needed is simply to know that the mean square noise 
out of the filter
Then
and since dzidt = 2A/TL we get
C-15
C-16
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y 2  C-17
4A^
The custom exists in the literature of normalising the timing jitter to a chip length. 
(This practice can lead into difficulties when it comes to comparing PSK with BOC ). 
However to ensure consistency with this approach let us now define and now express 
a timing jitter normalised to the chip length
. 1 1 C-18
G  =  — = ----------------- X — ---------------
Tc A^  /T|
A reduced delay time < Tç. may be able to achieve a reduced timing jitter . Then
1 A C-19
A ^/ri
where by usual convention the normalised delay
A = c-20
Tc
which may be less than unity (but not greater).
C.3 Signal averaging
Let there be signal averaging over K  pulses . Then the timing error reduces to
C-21
AKTc A -  /T |
Now the product = the total transmission time -  the total period over which the 
notional pulse transmitter is equivalent to an averaging or processing time = T
C-22
4T A /q
C.4 Digital loop analysis
A practical system employs sampling at an interval we shall call here 8.
In simulation and reality let there be samples y,[/] at sample intervals 5 . Code 
correlation time Tq
C-5
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Number of samples per code
T C-23
Sample number nG is not an integer
h an rms val ue o. .' 26
2 nAdd noise samoles vl/1 = v,r/l = wit a„  = —
We synthesise therefore
M = AbUi -  t)  + Vi [/] c -24
We need also to identify a code integration time Tg ( G for GOLD) this being span of 
minimum time in which to run a correlation .
We shall ignore carrier recovery -  which we can.
Ignoring presence and interaction of SLL is allowed in the limiting case with small 
deviations
J "g 
Ziii - —”g /=i
C-25
which approximates the correlation
Tq1 cZ/II
C-26
6
As shown above
Ziii -  AA(t -  t ) + V c -27
_  1 ^  C-28
ZiiQ  -  —  - X )
"G /=!
which approximates the correlation
1 ^9 / . C-29ZiiG -  —  ~
0
c-6
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C.5 Loop operation
Simplify noise notation w,. =
On completion of one correlation (in time Tg) the loop estimate of time delay is 
updated
^k+l = \ k ~ ^  k)
or in lineal' region
'^k+i ='^k + \ T c k ~ ^  k)  +  ^ k
O^C
O^C
Let actual time delay tk = 0 then we are looking at an error
^k+l = (l ~ Pc
C-30
C-31
C-32
after defining
2A ,Pc - C-33
this is a classic order HR filter 
The mean square absolute timing error
C-34
or after normalising and identifying
\2 A ;
T| C-35
comparison of the various formulas then identifies an overall averaging time
^ ~ P c
Pc 2Afcoc/_
/ A c
f  T' ^
\^A/cqc )
C-36
Substituting in (C-35) after inverting and with A = 1 then
= 4 x — x T ^ x  
G DLL ^
C-37
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Then standard theory finds for the input noise
Therefore given in loop simulation A, ô , Tg, Tq, then
°DLL O , ®
- f
V y
C-38
C-39
C.6 Conversion from RF system
V (2 C )x n (f)co s(% f)
— o
white
noise
N.
cos(CDor +  (j))
sin(o)Qf + (j))
©
E l
A x n (^ -  ■r)cos((t)) +  u^( t )
A x  n ( f -  T)sm ((l)) +  i i j ( t )
In down conversion from an r.f channel there are by convention in phase and 
quadrature channels . We may generalise to
%i(f) = A n(t -  T)cos((|)) + i/j(0 c-40
a'q(0 = a n (t -  T)sin((|)) + MqCO
C . l  Informal comparison with coherent DLL systems 
In a coherent system we can assume (|) = 0
Our result is directly convertible into RF equivalent of input carrier power C A^
and noise density
1 A
G DLL   X C-414T C / N q
We can match the above to well-established analyses.
C-8
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It is in the nature of CDMA using the Gold code to be able to achieve the same effect 
as sending one pulse by a continuous code. So in L i the effect of the transmission of 
1023 chips organised in a code over 1 msec is to achieve K = 1023 in just T = 1 
msec. This is the great advantage of using a code. T can therefore be interpreted as the 
total elapsed time over which that the signal is available
But a practical DLL system the averaging time is extended hy employing a loop of 
(one-sided) bandwidth which has an averaging time T  = 1/25^. Therefore
C-42’DLL
In our PSK systems presently set conservatively A = I - however there is more to it 
than that.
In principle one can reduce D to achieve greater accuracy -  but always assuming that 
the bandwidth W in the system is capable of supporting the necessary sharpness of 
pulses (both transmitter and receiver).
On a code demand basis -  the same Tc comparing PSK and BOC we can accept that 
the BOC system does demand an increased bandwidth and system bandwidth 
allocation.
A fair comparison against PSK then allows that PSK system to improve its accuracy 
by reducing D
C.8 Comparison with digital loop 
Then standard theory finds for the input noise
•’■■5
Therefore to match a given CINo in the analogue r.f world choose A and such that
C-44A  = j 2 x 5 x ( ^ / J
C-9
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C.9 Time estimate error from the SLL
Equally we can in theory set t = t and consider variation of above as only between
A*T and T within the SLL
Tr. .  Tr.
Ziqi(x%t = t:) = ^  pfr-T)x?(f-t)d^ + ^  Jvy(f)x?(/-T)d? 
^0  0 0
C-45
or
I \  I ryiQI (t, = t )  = A X M/(0 + —  fvi {t)x s ( t -  x)df
Ac 0
)'lQI ^ = t) = A X /W(0 +
C-46
which allows evaluation of error exactly as if this was a simple correlation from DLL. 
This is easily evaluated directly from the correlation equations where s(t) is the 
squarewave function as shown with the noiseless output below
s(t)
s(t)
C-iO
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s(t)
v w w v w
Figure C-1, Slope of output correlation
de _  2A 
d î Ts
and noise output
.2 \ _ J L  
2T
Therefore mean square timing jitter -normalised to sub-chip
GsLL -  ~2
1
7-/
or in i f  equivalent within a loop bandwidth
tC ,
C-47
C-48
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C.IO Loop operation
On completion of one correlation (in time TG) the loop estimate of time delay is 
updated.
Simplify noise notation W/. = vv’jqj[/c]
^ +  ( i W( t , -  Î I  ) +  n't ) X C-51
or in linear region
C-11
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-  A^' + 1 k ~ ^  a) + Vl^ A “05 C-52
Let actual time delay x^ . = 0 then we are looking at an error
^A+l “  (l “  p)^A + ^05 ^ A^ C-53
after defining
2A ,Ps - — ><^05 C-S4
this is again a classic order HR filter 
The mean square absolute timing error
'5LL Ps2 - P s
X XOl I^QI C-55
or after normalising and identifying
o 2  _ / c 2 \ _  PsS L L = i f ) X ' T x . n2 “ Ps v2Ay 2Tq
C-56
comparison of the various formulas then identifies an overall averaging time
^ ~ P s
Ps
2 _ 2 A ^ os/
/ T s
TT 1V ^ ^ o s  J
■G
C-S7
Substituting in (C-56) after inverting
G
1 A^2—  = 8 x - — XTq X
SLL n
- f  1
V^^os y
C-58
Then standard theory finds for input noise
C-59
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Therefore given in loop simulation A, ô , Tg, Tg, then
‘ = 4 x ^ x Z k x   ^ 5g | ll a Ak
- 1
os
C-60
C. 11 Symbol list for Appendix C
s [ t ) o r th o g o n a l  subcarrier
A amplitude
a { t) G old code sequence a =  + 1 or -1
d i t ) quasi o r th o g o n a l  function obtained from subtracting so -ca lled  late gate from early gate
K t ) BOC or LOG modulation product o f  a(t) and sub-carrier
C carrier power
d a data value e  (-1,4-1)
e various kinds o f  signal processing error
h o c DLL loop gain
k o s SLL loop gain
m sub-carrier frequency (Hz)
r { t ) LO reference
s i t ) sub-carrier sequence j  =  4- 1 o r -1
S s in (n  0 ‘squared up’ sub-carrier s(t)
T c chip time
T c correlation time
Ts sub chip time
x i t ) incom ing signal on carrier
y(t) signal expressed as equivalent I and Q
z a correlation output obtained on com pletion o f  correlation time
A idealised sym bol to represent triangular output correlation shape
\ invented sym bol representing the quasi-differentiation o f  A
Q. sub-canier frequency in rads/sec
% noise like cross correlation o f  com peting Gold codes with orthogonal reference
^ I k noise like cross correlation o f  com peting Gold codes with reference
Ô sampling interval
e timing error on a slope discrimination
Gv Standard deviation o f  additive white Gaussian noise to the received signal
4) a phase shift on that carrier B y im plication (j) =  (j)(0 is tim e varying -  but w e do not show  
this dependence for clarity. The rate o f  change d(j)/dt = œ is a Doppler shift.
f earlier or later phase shift in adjacent block
t test or trial phase shift
Æ ............. . earlier or later phase shift estim ate in adjacent block
X the delay time to be best estimated w h ic h  is  th e  n a v ig a t io n a l  b a s i c  in fo r m a tio n
X test or trial delay
X trial or test time delay on sub-carrier
(0 Doppler shift on carrier
CO test or trial delay Doppler shift
the nominal carrier frequency (actually down converted)
C-13
D Setting loop parameters in practice
It is essential that GNSS receiver designers take into account the amplitude 
dependence of the different discriminators used in GNSS tracking loops. For this 
reason a list of all common discriminator for PLLs, FLLs, SLLs and DLLs is given in 
Chapter 5 and 6 of this thesis. Looking at the SSTL SGR DLL loop can show a good 
example of the importance of these considerations. Table 5-3 shows the different 
DLL loop discriminators for PSK signals.
Table D-1, DLL discriminators for PSK signals
Discriminator Error signal | Dependency
Coherent
Dot product =  M/% X
«  A ^xcos^((Z>-(ÿ)x y A (f - - r )x A ( f -T )
Slope
proportional
to A^
Decision-directed =  M/ygXsgn(n/;J
“  Axjcos((Z)-^]|xyA ( f - z )
Slope 
proportional 
to A
Incoherent
Dot product e  ^=  w,QXw„+WQjXwQQ
«  A^x y A ( f - - r ) x A ( f - 'r )
Slope
proportional
to A^
Decision-directed =  WjQ X sgn(w;y ) + W q q X sgn(wg, )
«  A x(cos(^zi-^|-f sin((2>-^)|)x
Slope 
proportional 
to A
Power “  m/ql
«A -X yA  ( f - r )
Slope
proportional
to A^
The SGR DLL loop uses a dot-product discriminator, which imposes a very small 
amount of loading on the receiver’s microprocessor but has an dependence. The
loop is first order with Doppler aiding from the carrier-tracking loop, which can be
written as (repeat from Chapter 8)
f  = f  + k ^ x f ^  + k ^ x e ,  D-1
where
^ _  ^CD^DCO^ D -2
D-1
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Ti is the time constant of the first order loop, is the gain of the code 
discriminator and is the code DCO gain. The natural loop frequency and 
loop bandwidth Bl can then be calculated as follows.
^  _  /^T£) X f^Dco I)-3
The value of is a constant mapping between the estimated delay error and the 
required DCO frequency increment. However, setting is more complicated 
design issue. The normalised dot-product discriminator is shown in Figure 5-11, it 
delivers a nearly true error between ±1/4 chip of code error. However, this is a 
normalised plot. In practice this error characteristic has an dependence and 
therefore expands and contracts with the power of the incoming signal.
O.fir
0.4
0.2
-0.5 0.5
- 0 .6 *- 
Code error (chips)
Phase error (rads) -0.5 ro d e  error (chips)
Figure D-1, Dot product discriminator characteristic
It is desirable to avoid normalisation in the receiver tracking loops in order to reduce 
microprocessor burden. A common practice is to design to loops for optimal 
performance at the weakest C/No values to the receiver is likely to experience and 
define a range of operation through simulation.
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For example an early version of the SGR DLL was designed to give a loop bandwidth 
of 1 Hz at a C/No = 40 dB-Hz or a signal to noise per correlation ( 1 ms) of 1 OdB. 
Therefore, is a constant set to achieve a true error at CINo=^0 dB-Hz.
However, the discriminator error diverges from the true error above and below this 
preset value. This has the effect of increasing the effective loop bandwidth for 
stronger input signal values and decreasing the loop bandwidth for weaker input 
signal strengths. The effect of input signal strength on loop bandwidth and DLL 
timing jitter is shown in Figure D-2.
1
1I.
40 45
Carrier to  n o ise  ratio, dB-Hz
60
-  20
ts 15
S 10
35 40 45
G am er to  n o ise  ratio. dB-Hz
50 55
Figure D-2, SGR DLL loop bandwidth and timing jitter against input C/No
The changes to loop bandwidth with input C/No define limits to the range of reliable 
receiver operation. Figure D-3 shows the results of subjecting the SGR DLL to 
increasing strong input signal levels. The timing jitter remain around Im (predicted 
by Figure D-2), however at around C/No= 54 dB-Hz the loop begins to oscillate 
giving large timing errors (>50 m).
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Figure D-3, SGR DLL pseudorange noise and receiver estimated SNR(dB-kHz)
The above example shows the importance of DLL amplitude dependence, although 
this issue is of equal importance to PLL, FLL and SLL designs. When using a 
discriminator with any kind of amplitude dependence, extreme care must be taken by 
the designer to insure the receiver will not be operating outside its reliable range. 
Clearly using normalised discriminators, which remove the amplitude dependence, is 
essential for high reliability application. However, if the receiver hardware will not 
support this, loop designs with consideration of the receiver’s future environment of 
operation are required.
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E Choosing a bump jumping threshoid
GNSS BOC receivers operating the bump-jumping (BJ) algorithm must identify a BJ 
threshold. This threshold should be set high enough so that when the receiver is 
tracking the central BOC coiTclation peak occasional noise induced increments of the 
very early, VE or very late VL counters will never exceed this value. This would 
trigger sl fa lse alarm  and actually cause the receiver to action a jump away from the 
valid Hacking state.
In order to determine this threshold we first followed the approach of [Fine and 
Wilson 1999], assuming uncorrelated VE, P and VL correlations with random 
Gaussian noise on each on each conelation. In order to identify our results with this 
paper we consider in-phase correlations with a signal to noise per correlation of 
S / N,  =10  dB and a BO C(2x/c,/c) signal (see Figure E-1).
Prom pt gate
Early gate Late gate
1/2
V L gate
VE gate -3/4
Figure E-1, B 0C (2x/c,/c) false-lock example with BJ gates
The Mathcad simulation program for uneorrelated noise samples is shown in Figure 
E-2. The worse case of many trials identifies a threshold of 8 (see Figure E-3) which 
corresponds to the analysis and threshold choice in [Fine and Wilson 1999].
E-1
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VÊ *— 0 vl 0 1x ^ :=  -0 .7 5  yQ:= I ; = - 0 . 7 5  ^ : =  1000 0 0 G : =  —
^ : =  rnorm^ N . y^, a j  ^ .=  morm| N , z^. o j
k : =  1.. N -  1
f (v e , x , y , z )  := ve ve +  I if  ( | x |  > | y |  ) a  ( | x |  > |z |  )
ve < - ve -  1 if  ( | y |  > |x| ) A ( | y |  > |z | )
ve <— 0 if  ve < 0
ve
^ v l , x , y , z )  := vl < -  vl + 1 if  ( | z |  >  | y | )  A ( | z |  > | x | )
vl vl -  1 if  ( | y |  > |x j )  A ( | y |  >  | z | )
vl <— 0 if  vl < 0
vl
^ ■ = 't ' ' '= k - rV r> 'k - rV i)
| iE  ;= m ean(ve)
| iE  =  0.678
|lL := mean(vl)  
HL = 0.485
200 400 600 800 1000
N oise sam ples
Figure E-2, Simulation of BJ threshold with uncorrelated noise samples
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U
1000
1000
N o ise  sam ples
Figure E-3, Worse case VE and VL count values for BO C(2x/c,/c) with uncorrelated signal to
noise of 10 dB per correlation
However, as identified by Dr Hodgart, the noise samples are in fact strongly 
correlated which actually improves the performance of the BJ algorithm. For 
BOC(2x/c,/c) the correlation coefficient between noise separated by Ts and therefore 
between VE and P and between VL and P is /O = -0 .75 . The correlation coefficient 
of noise between the VE and VL samples is /? = -0 .5 . For simulation an easy way to 
create the three correlated noise samples, n^, My,and n-, from three uncorrelated noise 
samples u ,v and w  is by linear combination as
= +11 - v - w  
n  ^ =  + u  +  V +  w  
n . = —u + v — w
E-1
where
(“'7= E-2
The Mathcad simulation program for uncorrelated noise samples is shown in Figure 
E-4. The resulting worse case noise induced count values for correlated noise are 
shown in Figure 5-26, which finds a required threshold of 5.
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x , , := -0 .7 5  y, •= 1 z,, -0 .75  N := 1000 ' '^0 ' °  ''*0 ' ^  ^
u := rnorm l N . O , - ^I Vs
nil N .O .-^\  V^ w := rnornij N .O .oV V 4
k :=  1..N -  1
:= u -  V -  w := u + V + w ^ ; =  - u  + V -  w
a "  (N  -  1)
= -0 .768 1 Z ^ k ' k l
_ k a “ (N  -  1) k
= -0 .756
a “ (N  -  1)
= 0.511
.:= X -  0.75
f (v e ,x .y ,z )  :=
^ v l . x . y . z )  ;=
^ : = y + l  ^ : = z - 0 . 7 5
ve t -  ve + I if ( |x |  > jy |  ) A ( |x |  > | z|  ) 
ve < - ve -  1 if ( | y |  >  |x| ) A ( | y |  > | z |  ) 
ve <— 0 if ve < 0 
ve
vl <- vl + 1 if (I zj > I y I ) A ( I z| > I xj ) 
vl vl -  1 if ( |y |  > |x | )  A  ( |y |  > | z | )  
vl <— 0 if vl < 0 
vl
A'=8K-rVr>'k-i'Vil
U U I
IflOO
| i£  := mean(ve)
|nE = 0.19
fiL := mean(vl) 
ML = 0.217
Figure E-4, Simulation of BJ threshold with correlated noise samples
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U
600 800 1000
1000
N oise  sam ples
Figure E-5, Worse case VE and VL count values for BO C(2x/c,/c) with correlated noise samples,
signal to noise of 10 dB per correlation
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F Digital Noise Synthesis
This appendix was kindly supplied by Dr Hodgart and provides the formulas 
necessary to synthesise additive noise in GNSS signal generators.
F. 1 Introduction
The aim is to create a simulation on a transmitter of electrical noise to be added to an 
encoded GNSS signal and then together to be converted into a representation of an 
analogue signal at a given intermediate frequency/ q . The proposed system in the
following analogue representation is
a{t)CODE
GENERATOR
'1 _ c (01 fJ
v(0
NOISE
GENERATOR
Figure F-1, Noise synthesis
Precision to the concept is provided by an arithmetic/algebraic representation. We 
take the GPS transmission known as ‘LI ’ as an example, which generates a ‘code 
chip’ every 1/1.023 psec. Notation here for each code chip is a[k], counting 
continuously in k. Allowed values of a[ ] acknowledge its bipolarity i.e. two 
possible integer values - A  or +A.
The chip sequence is periodic in a count 1023 . So a[k] = a[n x l023 +/:] where n is 
any integer. This periodicity is not relevant in the following analysis.
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We use the example of the SSTL Galileo signal generator, which creates an i.f of 
frequency/o = 60 x 1.023 = 61.38 MHz . Therefore, in the absence of synthetic added 
noise, a multi-rate sequence must be created as in
b[k] = a[k/120] F-1
c[ft] = 6 [ i]x (- l)*
where the [ ] notation always means ‘integer’ or ‘floor’ to what may be a real 
number. So
fl[l 19/120] = a[0]
but
So here
up to
then
«[121/120] = fl[l]
c[0] = «[0] p_ 2
c [ l ] = - « [ 0 ]
c [1 1 9 ]= -« [0 ]
c[120]= fl[l] p_ 3
and so on
Each code chip in this proposal is transmitted therefore in a sequence of alternating 
120 samples - so creating the ‘digital’ equivalent of an IF at 60 times the code rate. 
We will define a sampling rate/g = 2/ q = 122.76 MHz.
F.2 Adding noise
The proposal is to add an integer noise sequence. The particular suggestion here is to 
create this noise and add it to the signal before multiplication to u[k]. The sequence of 
samples is w[0], w [l] ... u[k] where each sample is uncorrelated to any other sample.
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The probability distribution is quasi-Gaussian with a known standaid deviation o  
(which need not be integer).
The aim is to create a pseudo noise sequence which will reproduce a precisely 
calculated C/Nq in a bench test transmission to a receiver.
The proposal here is to create a variable rate noise sequence to be added to the code
but before multiplication. So write for example
b[k] = a [k / l  20 ] + ii[k / 2 ] p_4
«[/:] = Z?[â^ ]x (-1)^
which equation says to add noise on every sample but only update it every other 
sample - i.e. at the rate of 61.38 MHz.
At the other extreme we could write
b[k\ = a [ k i m ] ^ u { k i m ]  p_5
c[A:] = fc[t]x(—1)*
which equation says to add noise on every sample but only update it on a new code bit 
i.e. at a rate of 1.023 MHz.
Define a sampling rate to code rate ratio - f ^ f c  and in general write
F-6
c[«:] =  fc[A:]x(-lf
where is a decimation factor (and must be divisible into the sampling to code rate 
ratio (which here is K^q =120).
-  f s  F-7
Define also a noise update rate
ÏN  = 
and since
/ s  =  ^ s c / c  F-8
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fc F -9
Examples
6i.38 = ( l2 ^ )x l,0 2 3  6.138 = (> 2 ^J x l.0 2 3  1.023 = 1-023
F.3 Achieved C /Nq
On every independent sample then the signal to noise is
o '
F -10
where o  is the rms value of the synthesised noise . For an 8-bit representation the 
optimum value will be around o  = 40 units allowing deviations of near ± 3o . For an 
update rate/jyf then in an observation interval 7^ there will be an effective number of 
averages = / n2"l the achieved signal to noise will be
/ n ^lo “
F - l l
From standard theory it can be shown that in an equivalent analogue world with a 
white noise of density Nq the achieved signal to noise in a coherent receiver
Nr N r
F -12
Therefore the effective canier to noise density ratio
c /
/ N o ~  'a
or in terms of the sampling frequency /§ and decimation factor
F -13
F -14
F-4
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F.4 Effective v. actual carrier to noise density ratio
This formula (F-13) computes a value which is double that worked out by Fourier 
Analysis in a first draft of this note. Allowing for up conversion and a comparison of 
the carrier power against the noise density at the carrier frequency it is found that
C /  - ^ ^ / n  F-15
/ N o ~
The question then is which formula is coirect? The answer is that both are! Equation 
F -1 5 is the actual C/Aq after up-conversion while Equation F-13 is the effective C/Nq 
after up-conversion. The explanation of these different meanings is that the noise 
which is synthesised by this method is not a tiue synthesis of normal thermal noise - 
because upper and lower sidebands are inherently correlated.
F.5 Example implementation
Set a minimum possible value to A = 1 and a likely maximum to a  = 40 (allowing 
Gaussian noise with an excursion of ± 3 a  in range + 128). Initially we choose a rapid 
noise update rate of /j^ = 61.38 MHz. This defines a decimation factor = 2 for 
/s  = 122.76 MHz. Noise is updated every two samples of the time sequence. Then 
C/Nq calculates here to
%  = - x i ? ^ x l O ^  =76.7x1Q3 H z / ^ o  2 4Q2
or 48.8 dB-Hz
This is actually rather a high value. We should be able to synthesis down to at least a 
‘representative minimum’ of say 38 dBHz, which is 10.8 dB down on this. And if we 
really want to test performance of the receiver we shall need to go even lower. With 
our cuiTent proposal this is no problem. So for example with a reduced noise update 
ra te j^  = 6.138 X  10^ and therefore a decimation factor of 20 then
w  ^ ^ ^ 122.76^ iq 6 =: 7.67x10^ Hz F-1?
/ " o  2 0  4 q 2 4 q 2
or 38.8 dB-Hz
F-5
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Even lower update rate/j^ = 1.023 X  10*^  and therefore a decimation factor of =120 
finds that
9 ^  = 2 x i ^ x l 0 ^  =1.28x10^ Hz/ ^ o  120 40^ 40^
F-IS
or 31.1 dB-Hz
In this scenaiio then there are many options in setting the decimation value. For 
K^q = 120  then possible values
= ( 2, 3, 4, 5, 6, 8, 10, 12,15, 20, 30, 40, 60, 120)
If we want to go even lower than this then the algoritlim needs to be modified so that 
the noise update rate is slower than the code rate.
F.6 Spectral analysis
Spectral analysis at the highest proposed noise update ra te /^  = 61.38 MHz shows a 
pronounced ‘skew’ of the power density - which does not peak where we want it 
(although the spot value is correct).
operating
frequency
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Figure F-2, Power spectrum with Np = 2 noise decimation
The function being plotted is
F-6
G(co) = (2a^ro)
'  2
: I C O T nSin
coTn
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F-19
where here 1/Tq = 61.38 MHz
There seems little point in trying to improve on this since the conelation action in the 
receiver effectively applies a narrow band filter in the order of kHz. In any case with 
higher decimation factors the specti'um increasingly centralises. For example with an 
increase to K ^  = 4 the spectium has already shifted appropriately:
operating
frequencyIT
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Figure F-3, Power spectrum with Njy = 4 noise decimation
The proposed digital simulation will provide for a highly accurate testing of receiver 
performance since the noise level is precisely specified.
F.7 PSK analysis
The aim is to add a precisely controlled amount of noise to otherwise ‘clean’ bench­
generated GPS signal modulating an IF of 61.38 MHz.
The following analysis is first expressed in terms of standard LI C/A code GPS. 
Consider first a digital baseband constiuction -  called a unit amplitude a[ ] sequence 
in the appendix - scaled up to an amplitude A. There are 1023 chips following the 
prescribed code rule in interval T -  1 ms.
F-7
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In the modulator, from a[ ] form a what we call a b[] sequence which -  in the absence 
of noise - consists of 120 repeated samples of each chip. The sample vate fs  = 122.76 
MHz. To form an IF sequence c[ ] at 61.38 MHz is simply a matter of alternating the 
sample sequence b[ ].
The digital noise synthesis consists of adding independent random samples u[ ] of 
synthesised Gaussian noise to the A x ] sequence. The perceived difficulty for a 
scheme of fixed sample rate is the difficulty in realising a sufficiently high level of 
noise. In a digital realisation in amplitude is that minimum signal amplitude is 
necessary A = 1 while a typical maximum o  = 40 (allowing Gaussian noise in a range 
±  3 g  over 8 bit representation ±128.
Independent noise of r.m.s. value o  could be added on every sample at rate 
/yv = 122.76. MHz. to every term in A xb[ ].
W e can however lower the update rate of noise in the range downward to 
= 1.023 MHz by allowed multiples.
This has the effect of increasing the effective noise level after demodulation 
Now consider a de-modulation stage where the c[ ] is sign alternated back to b[ ] and 
envisage a correlation stage clocked at 61.38 kHz which processes all the samples 
In the case of perfect lock and no noise sequence A x £>[ ] can be recovered will line 
up with a unit replica b^\[ ]= /? [] . Envisage running a comelation over 1 periodic
interval T=  I msec. In this somewhat impractical scenario there will be a total of 
N  = 1023 X 120 = 122760 terms to be summed as in
^  0
In a conelation time T  there a re /^  T  independent noise samples
the achieved signal to noise after correlation depends on the number of independent
noise samples within that interval T.
It is easily argued that achieved signal to noise
Y ^ = 4 x ^ x / no
F-8
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which is maximum o n /^  = 122.76 MHz when/j^ T = 122,760 and is a minimum on 
/n  = 1.023 MHz when 7^ T  =1023.
This gives us a noise range over 120 : 1 . We may note that this is a purely digital 
argument. This result can be generalized to an extended correlation time 7^ defined 
by a loop response to read
Comparing then against a standard formula for GPS base band signal in presence of 
analogue low pass (white approximation) of one-sided density rj
Y ^ = 2 x — x Tln
It can be shown then for a phase locked I channel that equivalently
^ —0\r ^ VTL F-24
NrY =2x-— xTl 'o
where C is the carrier power before demodulation and Nq is the band-pass one sided 
noise density(white approximation). Therefore we have synthesised a noise channel 
where
C _  F-25
Nf] cP'
F.8 Extension to BOC analysis
A similar argument finds that one can use exactly the same formulas provided an 
appropriate restriction on range o n /^  is observed. It is necessary to have at least one 
independent noise sample per sub-chip which restricts how low one can go with/jsj.
F-9
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Example B O C (l.i). Here there are two sub-chips within in one chip of 1/1.023 ps. 
Therefore lowest allowed value t o = 2.046 MHz. Highest value is still 
/[sj = 122.76 MHz. In spectral terms a ‘sub-chip’ pulse of noise covers the range ± 
2.046 and therefore satisfactorily covers the two main lobes.
[r •
10-
- 4 - 3
Figure F-4, Spectral plots of BOC(l, 1) signal (red) and digital noise (blue) 
fs  = 1 M H z,/c = 1 M H z,/v = 2 MHz 
Example BOC(10,5). Lowest allowed/jsj = subchip rate = 20.46 MHz. Highest value
is still /n  = 122.76 MHz. In spectral terms a ‘sub-chip’ pulse of noise covers the range
± 20.46 MHz and therefore satisfactorily covers the two main lobes.
4 0 T
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Figure F-5, Spectral plots of BOC(10, 5) signal (red) and digital noise (blue) 
fs  = 10 M H z,/c = 5 MHz,//v = 20 MHz
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G FPGA Correlator Registers
Register name Description
System registers
PROG„ACCUM_INT Contains a count value for generating the interrupt for the 
processor to read the accumulation data (nominally 854us)
PROG_TIC_HIGH Contains the higher 16-bits of the TIC count value (nominally 0.1s)
PROG_TIC_LOW Contains the lower 16-bits of the TIC count value (nominally 0.1s)
TEST_CONTROL Enables
ACCUM_STATUS_A Contains flags telling the processor new accumulation data is ready 
for each tracking channel
INPUT_SIGNAL Contains samples of the input signal for AGC and noise testing
Channel registers (read)
CODE_DCO_PHASE Contains the fractional part of the code phase measured 
synchronised with the TIC from the code DCO
CODE_PHASE Contains the half chips of the code phase measured synchronised 
with the TIC
CARRIER_DCO_PHASE Contains the fractional part of the carrier phase measured 
synchronised with the TIC from the carrier DCO
CARRIER_CYCLE_LOW Contains the lower 16-bits of the carrier cycle count in a single
TIC
CARRIER_CYCLE_HIGH Contains the higher 16-bits of the carrier cycle count in a single
TIC
SUB_DCO_PHASE Contains the fractional part of the sub-carrier phase measured 
synchronised with the TIC from the sub-carrier DCO
SUB_CYCLE_LOW Contains the lower 16-bits of the sub-carrier cycle count in a single
TIC
SUB_CYCLE_HIGH Contains the higher 16-bits of the sub-carrier cycle count in a 
single TIC
w_III_LOW Contains the lower 16-bits of the w ill correlation
w_III_HIGH Contains the higher 16-bits of the w ill correlation
w_IIE_LOW Contains the lower 16-bits of the wIIE correlation
w_IIE_HIGH Contains the higher 16-bits of the wIIE correlation
w_IQI_LOW Contains the lower 16-bits of the wIQI correlation
w_IQI_HIGH Contains the higher 16-bits of the wIQI correlation
w_QIE_LOW Contains the lower 16-bits of the wQIE correlation
w_QIE_HIGH Contains the higher 16-bits of the wQIE correlation
w_QII_LOW Contains the lower 16-bits of the wQII correlation
w_QII_H IGH Contains the higher 16-bits of the wQII correlation
G-l
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w_IIL_LOW Contains the lower 16-bits of the wIIL correlation
w_IIL_HIGH Contains the higher 16-bits of the wIIL correlation
w_QQI_LOW Contains the lower 16-bits of the wQQI correlation
w_QQI__HIGH Contains the higher 16-bits of the wQQI correlation
w_QIL_LOW Contains the lower 16-bits of the wQIL correlation
w_QIL_HIGH Contains the higher 16-bits of the wQIL correlation
Channel registers (write)
SATCNTL Selects which satellite the individual channel tracks and also 
selects different tracking modes
CARRIER_DCO_INCR_HIGH Selects the higher 16-bits of the carrier DCO increment per sample 
clock period
CARRIER_DCO_INCR_LOW Selects the lower 16-bits of the carrier DCO increment per sample 
clock period
CODE_DCO_INCR_HIGH Selects the higher 16-bits of the code DCO increment per sample 
clock period
CODE_DCO_INCR_LOW Selects the lower 16-bits of the code DCO increment per sample 
clock period
CODE_SLEW_COUNTER Selects the code slew the user wish to impart on the replica signal 
in half chips
SUB_DCO_INCR_HIGH Selects the higher 16-bits of the sub-carrier DCO increment per 
sample clock period
SUB_DCO_INCR_LOW Selects the lower 16-bits of the sub-carrier DCO increment per 
sample clock period
G-2
H Derivation of exact timing formuias for sine and 
cosine BOC
This appendix was kindly supplied by Dr Hodgart and provides the derivation of 
timing jitter of both sine BOC (sBOC) and cosine BOC (cBOC) modulations.
H.l Direct analysis for sBOC(l,l) 
Identify chip width Tq , sub-chip width Tg
/
<. Tq >
e
white noise u{f)
I
\Kt)
q(r)+ \>(0 A q ( 0 +  A v (0
— o — ^
*
Figure H-1, Delay line subtractor for sBOC(l,l)
main peak noiseless output q(0) -  2A
at displacement T  output g(Tg) = -A
Initially choose delay line subtractor also = Tg
Therefore maximum positive and negative peak in Aq(f) = ± 3A
Slope in Ag(i) = 6A/Tg
Equivalent difference impulse response
Ah(t) = h ( t ) - h ( t - T s )
Then noise out
/av^ \= 3  rAft(,frff=nJ_(i2+2^+ ] 2 ) = n A
\ /  2  2 Ts 2  Tg
therefore mean square noise jitter for just one pulse (duration T q )
Tç= —X— X2 Tç
^Tc
v6Ay =  — X
H-1
H-2
H-3
2 6A^
H-1
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Derivation of exact timing formulas for sine and cosine BOC
This is reduced in a loop system of effective integration time Tq to
H x T L x Zc
2 n
One can show that A^/r[ = C/Nq in a phase synchronised I-channel. Also equivalent 
loop bandwidth
2B,  = —  H -5
"  î-i
Therefore
v 2  , 2 5 ^  Ts Tq  _  2 B q Ts H- 6
Further analysis finds that provided the delay time < Tg then the
Z : " = ^ x ^ x T c  h-7
Generalisation.
Further analysis finds that
XT^ T o< T s  H-S
N q 4 x
H.2 Direct analysis for cBOC( 1,1)
Identify chip width Tq , sub-chip width Tg and half sub-chip width T = Tg where 
r c  = 2Tg
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f/(/)+ v{t)
white noise u{t)
hit) « —
Figure H-2, Delay line subtractor for cB O C (l,l)
main peak noiseless output q{0) = 4A
at displacement T  output q(T) = -A
Initially choose delay line subtractor also 7^ = T
Therefore maximum positive and negative peak in Aq(t) = ± 5A
Slope in Aq(t) = lOA/T
Equivalent difference impulse response
Ah{t) = h{t) ~ h{t ~ t )
Then noise out
therefore mean square noise jitter for just one pulse (duration Tq )
2 T 2 lOA^
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This is reduced in a loop system of effective integration time T^to
I ? 2 lOA^ Tl
One can show that A^/q = C/Nq in a phase synchronised channel. Also equivalent loop 
bandwidth
2B, = — H-13
Therefore
H-3
Derivation of exact timing formulas for sine and cosine BOC
H-14
Further analysis finds that provided the delay time < T^/2 then the
N , 10
H-15
Further analysis finds that
X -
Generalisation.
Td
N q 4 x
xTg 7 b < T y /2
V T c j
H -16
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I AltBOC(15,10) lookup table
In Chapter 7 a simplified implementation technique for the generation of AltBOC 
PSK modulation is described. The AltBOC signal can be written as follows.
A^/,B<>rh) = sgn cos(^g )cos(<w, ,r)+ sgn sin(^g)sin(<y,,/] 1-1
G ^ g G ( o .± ^ .± ^ .± 3 ^ )  and is the sub-carrier period. 6^
defines the timing of 180° phase reversals of the carrier and 6^ chooses the pair of 
opposite phase points which are hopped between during the chipping interval. 6^ and 
6If are set by the 16 possible states of the input sequences using the look-up table 
shown in Table 1-2. The AltBOC modulation can then be implemented as an 8-phase 
modulation shown in Figure I-l. Example mapping of the phase point to 8-bit DAC 
values is shown in Table I-1.
Figure I-l, AltBOC 8-PSK 1/Q plot
Table I-l, Example 8-bit DAC mapping
Phase point 8-bit I value 8-bit Q value
1 218 218
2 127 255
3 36 218
4 0 127
5 36 36
6 127 0
7 218 36
8 255 127
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